Towards the formal specification of the requirements and design of a processor interface unit: HOL listings by Cohen, Gerald C. et al.
NASA Contractor Report 191465
Towards the Formal Specification of the
Requirements and Design of a Processor

















FORMAL SPECIFICATION OF THE
REQUIREMENTS AND DESIGN OF A
PROCESSOR INTERFACE UNIT: HOL










This document was generated in support of NASA contract NAS 1-18586, Design and Validation of Digital
Flight Control Systems Suitable for Fly-By-Wire Applications, Task Assignment 10. Task 10 is concerned
with the formal specification and verification of a processor interface unit.
This report contains the HOL listings of the formal specification of the design and partial requirements for
a processor interface unit using the HOL theorem-proving system. The sp_-cification approach is described
in NASA CR-4521. The processor interface unit is a single-chip subsystem within a fault-tolerant embedded
system under development within the Boeing Defense & Space Group. It provides the opportunity to in-
vestigate the specification and verification of a real-world subsystem within a commercially-developed
fault-tolerant computer.
The NASA technical monitor for this work is Sally Johnson of the NASA Langley Research Center, Hamp-
ton, Virginia.
The work was accomplished at the Boeing Company, Seattle, Washington and the University of Idaho,
Moscow, Idaho. Personnel responsible for the work include:
Boeing Defense & Space Group:
D. Gangsaas, Responsible Manager
T. M. Richardson, Program Manager
Boeing Defense & Space Group:
Gerald C. Cohen, Principal Investigator
David A. Fura, Researcher
University of Idaho:
Dr. Phillip J. Windley, Chief Researcher
::,. I( ,
iii
PIm(_IO#NG PAGE Bt.ANK NOT _'I.(.M_-:!:;
• iv
Contents
1 Introduction ............................................................................................................................................ 1
2 Supporting Theories ............................................................................................................................... 2
3 PIU Design Specification ..................................................................................................................... 39
3.1 PIU-Applicable Definitions ........................................................................................................ 39
3.2 P-Port Definitions ....................................................................................................................... 40
3.3 M-Port Definitions ...................................................................................................................... 60
3.4 R-Port Definitions ....................................................................................................................... 83
3.5 C-Port Definitions ..................................................................................................................... 120
3.6 SU-Cont Definitions ................................................................................................................. 166
4 PIU Requirements Specification ........................................................................................................ 186
4.1 PIU Transaction-Level Specification ...................................................................................... 186
4.2 P-Port Transaction-Level Specification ................................................................................... 202
4.3 M-Port Transaction-Level Specification ................................................................................. 215
4.4 C-Port Transaction-Level Specification .................................................................................. 227





This technical report contains the HOL listings of the specification of the design and major portions of
the requirements for a commercially-developed processor interface unit (or PIU). The PIU is an interface
chip performing memory-interface, bus-interface, and additional support services for a commercial micro-
processor within a fault-tolerant computer system. This system, the Fault-Tolerant Embedded Processor
(FTEP), is targeted towards applications in avionics and space requiring extremely high levels of mission
reliability, extended maintenance-free operation, or both.
This report contains the actual HOL listings of the PIU specification as it currently exists. For those
interested in an informal description of the PIU specification, NASA CR-4521 contains a discussion of the
modeling issues involved in the PIU specification, as well as an overview of the specification itself.
Section 2 of this report contains general-purpose HOL theories that support the PIU specification.
These theories include definitions for the hardware components used in the PIU, our implementation of n-
bit words, and our implementation of temporal logic.
Section 3 contains the HOL listings for the PIU design specification. Aside from the PIU internal bus
(I_Bus), this specification is complete.
Section 4 contains the HOL listings for a major portion of the PIU requirements specification. Specifi-
cally, it contains most of the definition for the PIU behavior associated with memory accesses initiated by
the local processor.
2 Supporting Theories
This section contains general-purpose theories used in the PIU specification. The theories array_def,
wordn_def, busn_def, and templogic_def contain our implementations for arrays, n-bit words (of bit-type
heel), 4-valued logic, and temporal logic, respectively. The theories gates_deft, latches_def, ffs_def, coun-
ters_def, datapaths_def, and buses_def contain component models for logic-gates, latches, flip-flops,
counters, datapath elements, and bus nodes, respectively. __
File : array_de f. ml
Author: (c) P. J. Windley 1992
Description:
Prove auxilliary theorems about functions so that functions
can be easily used to represent arrays.
Modification History:
24FEB92 -- Original file. Many of the theorems included were
motivated by theorems defined on lists in
list_aux, ml.
26FEB92 -- [DAP] Modified order of parameters in calls to
ALTER, MALTER, SffBARRAY to match simulation
laz_Dllage syntax. Added definition of ELEMENT.
0&OCT92 -- [DAP] Added theorem SUBARRAY_MALTER_IDENT.
14OCT92 -- [DAP] Added definition DEF_SIZE.
290CT92 -- [DAP] Added definition ARBN (from wordn_def).
14DEC92 -- [DAF] Added theorem SUB_SUBARRAY.
................................................................







Auxilliary array definitions and theorems.
We will use functions to represent arrays. The definition
that follows defines a ALTER function that can be used to set
the nth member of an array. The following lapfuls are useful
in reasoning about array operations.
................................................................ %
let ALTER_DEF - new_definition
('ALTER DEF',
"ALTER (f:,_>i.) n x = (\m. (m - n) -> x I (f m)) #
);;
let ALTER THM - prove thm
(, ALTER_THM ',





ALTEREQUAL is limlar to the EL_SET_EL lemma for lists.
................................................................
let ALTER_EQUAL i prova_thm
( 'ALTX__EQUAL ',




TEEN R_%RITE_TAC [ ]
);;
................................................................
ALTER_NON_EQUAL is slmilsr to NOT_EL_SET_EL for lists.
................................................................
lat ALTERNON_EQUAL -- prove_thm
('ALTER NON EQUAL',
"! n m (f:*->*') x .
- (n J m) ---->







ALTER COM_4UTES is similar to SET_ELSET_EL for lists.
................................................................
let ALTER_COMMUTE _ prove_the
( 'ALTER_COM24UTE',
+'! (dl:*) d2 (f:*->**) (x: +*) y .
-(dl - d2) -->
((ALTER (ALTER f d2 x) dl y) -
(ALTER (ALTER f dl y) d2 x))",
REPEAT GEN_TAC
THXN CONV_TAC (ONCE_DEPTE_CONV FUN_EQ_CONV)





THEN UNDISCH_TAC u-((dl:+) = d_)"
THEN ASSUM_LIST (\thl . REWRITE TAC imap SYM_RULE thl))
);;
% ................................................................
Until now, it hasn't mattered what the type of tha subscript is
and so the previous lem_-al ware all ganaral, avan though
somaone using them to rapresanta arrays, would probably be
uslng numbers am subscripts.
Now, we want to reason about 8ubarrays given as a sequence from
a starting value to an ending value. Thls prasupposal that the
subscripts can be totally ordered. To make llfo easy, wa won't
be that general, but will usa numbers ms subscripts.
................................................................
let SUBARRAY_DEP _ new_definition
( ' SUBARRAY_DEF ',
"1 n m (flnum-, +)
SUBARRAY f (re,n) -\x. ((x+n) ,-m) -> f(x+n) I ARB #
);;
let SUBARRAY THM - prove_the
(, S_7_RAY_THM ',
"! n m (f*num-_ +)
SUBARRAY f (re,n) x - ((x+n) <- m) -> f(x÷n) I ARB",
REPEAT GEN_TAC





let ELEMXNT_DEF 8 new_definition
( ,ELEMENT_DEF ',
"! m (fznum->*)
ELEMENT f (m) - f m #
................................................................
MALTER altars multiple values in an array.
................................................................
let MALTER__DEF 8 new__definition
('MALTER DEF',
"! n m f (gsnum->*) •
MALTBR f (re,n) g -
\x. (n <= x /\ x <= m) => g (x-n) I f x"
)Is
let MALTER_TR_ - prove thin
(, MALTXR_TBM ',
"! n m (xznum) g (fxnum->*) .
MELTER f (re,n) g x - (n <= x /\ x <= m) -> g (x-n) I f x",
REPEAT GEN_TAC




let MALTER_SUBARRAY_IDENT - prove_thin
(, MALTER_BUBARRAY_IDENT ',
"!nm (fxnum-> t) . MALTER f (m,n) (SUBARRAY f (m,n)) = f',
REPEAT GEN_TAC
TE_N CONV_TAC (ONCE DEPTH_CONV FUN_EQ_CONV)




THZN ASSUM_LIST (\thl . MAP_EVERY ASSUME_TAC
(flat (map CONJUNCTS (filter (is conJ o concl) thl))))
THXN IM__RJS_TAC SUB_ADD
THEN TRY (UNDISCH TAC `'-((n' - n) + n) <= m")
THZN ABM_REWRITE_TAC [ ]
);;
let MALTER_BUBARRAY_SUBSCRIPTS = prove_thin
(, MALTEI__BUBARRAY_SUBSCRIPT ',
•'In m X (fxnum->*) g .
MALTER f (re,n) (SUBARRAY g (re,n)) x =
(n <- x /\ x <- m) -> g • I f x #,
REPRAT GEN TAC
THZN CONV_TAC (ONCE_DEPTH_CONV FUN_EQ_CONV)
THEN REWI%ITE_TAC [MALTER_THMI SUBARRAY_TBM]
THXN REPEAT COND_CASES TAC
TBXN ABM_REWRITE_TAC []
THXN ASBUM_LIBT (\thl • MAP_EVERY ASSUME_TAC
(flat (map CONJUNCTS (filter (is_toni o concl) thl))))
THZN IMP_REN_TAC SUB_ADD
THXN TRY (UNDISCH_TAC "-((x - n) + n) <: m #)
THZN ASM_REWRITE_TAC [ ]
let Iml m TAC_PROOP
(([], "!{a ,boo1) (b c d :*) •
REPEAT GBN_TAC
THEN REPEAT COND_CASES TAC
THZN REWRITE_TAC []
)I;
a => (a => b I c) I d = (a => b I d)"),
let len_a2= TAC_PROOF(([], "! (a b c :hUm) . (b <= c) -=> (((a ÷ b) <= c) = (a <= c - b))"),
I_EPEAT STRIP_TAC
THEN PURZ_RJ[MRITE_TAC [SPECL ['aznume;"c:num - bznum";"bznum"]
(SYM_RULE LESS_EQ_MONO ADD EQ)]
THEN IMP RES_TAC (SPECL ["bznum";"c:n_m"] SUB_ADD)
THEN ASM_REWRITE TAC [ ]
)I;
let ARBN ,, new_definition
( 'ARBN', -
#(ARBN_num->*) = \n. ARB"
);I
let SUBARRAY_MALTER_IDENT = prove thm
( 'SUBARRAY MALTER_IDENT ',
"!(mn _num) (f g h :hum->*) .
((n <= m) /\
(g = MALTER ARBN ((m-n) ,0) h) )
am>
(SUBARRAY (MALTER f (re,n) g) (re,n) = g)",
REPEAT STRIP_TAC
THEN CONV TAC (ONCE_DEPTH CONV FUN_EQ_CONV)
THEN ASM REWRITE_TAC [MALTER_THM;SUBARRAY_THM;ARBN;
SPECL ["n' :num"1 "n:n_"] ADD_SUB;
SPEC "n' znum" ZERO_LESS EQ;
SPEC "n ' z hum" SUB_0 ;
SPECL ["nznum";"n' :hum"]
(ONCE_REWRITE_RULE [ADD_SYM] LESS_EQ_ADD)]
THEN IMP_RES_TAC (SPECL ["n':num"1"n:num";"m:num"] (SYM_RULE lamma2))
THEN ASM_REWRITE_TAC [la_al ]
)11
lot 8UB_SUBARRAY = prove_:ha
( 'SUB_SUBARRA¥ ',
"! (f ,num->*) (m n p ,hUm) .
(m _:= p) =,,>
(SUBARRAY (SUBARKAY f (p,0)) (m,n) = S_RRAY f (m,n))",
REPEAT STRTP_TAC
THEN CONV TAC (ONCE_DEPTH_CONV FUN EQ_CONV)
THEN REWRITE_TAC [SUBARRAY_THM;ADD_CLAUSES]
THEN GEN_TAC
THEN ASM_CASES_TAC "(n'+n) <= m"
THZN IMP_RES_TAC (SPECL ["n' +n"; "m shum"; "p :hum" ] LESS_EQ_TRANS)
THEN ASM REWRITE_TAC []
);;
let DXF_SIZE = new_definitlon
( 'DEF_SIZX',
"l (f ,hUm->*) (n ,hUm) .





Defines a theory of words which contains a definition for
converting botwoon functions from numbers to booloans and
natural numbers and proves various useful theorems about
this definition. This file is based on a theory that was
orginally authored by OrahamBirtwhlgtla of the University
of Calgary in 1988.
Authors: (c) Graham Birtwhistla, PhillIp windley, 1988, 1992
Modification His:styx
28FEB92 -- [PJW] Original file fr_ words._
10MA_92 -- [Pd_] Added definition of WO_DN.
13MAR92 -- [DAF] Added definitions of by, SETN, RSTN, GNDN,
NOTN, INCN, DECN.
13OCT92 -- [DAF] Added definition of ANDN, ORN.
01DEC92 -- [DAF] Added theorems VAL_WORDN_IDENT_3,
WORDN_3 NOT EQUAL.
................................................................
set_search_.path (search__path() • [,/home/elvis6/dfura/hol/Library/tools/' ;
,/homo/elvlm6/dfura/hol/il/" ] ) ; ;
system •/bin/rm wordn_def, th' ; ;
new_theory 'wordn_def ' ;
loadf 'aux_def • ' ; ;
map new_parent [ 'piu&ux_def ' ] ; i
map loed__arent [ 'array_def ' ; ' ineq' ] ; ;
new_type_ahbrev ( 'wordn', "xnum->bool" ) ; ;
load libriry 'reduce';;
................................................................
De f init ions
................................................................
len by - new definition
( 'by',
"i (b,_ol)
bv b = (b) -> i I 0"
);;
let VAL = new_irim_rec_definition
( 'VAL',
"(VAL 0 (flwordn) = by (f 0))
/\
(VAL (SUC n) f = ((2 EXP (SUCn)) " (by (f (SUC n)))) + VAL n f)"
);;
let poe v&l = now_definition
( ' poe_val ',
"I (xiwor_Ln) (yin_) .
pom_v&l x y - (bv(x y)) * (2 EXP y)"
);i
let ONES - new_prim_tee_definition
( 'ONES ',
"(ONES 0 • - (a 0))
/\
(ONES (SUC n) a - (a(SUCn)) /\ (ONES n a))
")is
let ZEROS - new__rim_rec_definition
( ' ZEROS ',
"(ZEROS 0 a - -(a 0))
/\
(ZEROS (SUC n) • - -(•(SUCn)) /\ (ZEROS n •))
")i3
let WORDN - now_deflnition
( ,WORDN',
"1 (n xinum}
WORDN n x - \m. (m <- n) -> ((x DIV (2 EXP m)) MOD 2 = I) I ARB"
6
);;
let SETN = new definition
( ' SETN',
"! (xznum) . SETN x = \(nznum). (n <= x) => T I AR2"
);;
let RSTN - new_definition
( 'RSTN',
"! (xznum) . RSTN x = \(nznum). in <= x) i> F I ARB-
);;
let GNDN -- new_definition
( 'GNDN',
"! ixxnum) (txtlme) .
GNDN x t = ii\(nznum), in <= x) --> F J ARB),
(\insnum). in <- x) => F I AR2))"
);;
let NOTN = new_definitlon
( 'NOTN',
•"! (xznum) (fzwordn) . NOTN x f = \(nznum) . in <- x) f> ~(f n)
);;
let ANDN = new definition
[ 'ANDN',
"! ixznum) if g _wordn) .
ANDN x f g - \inznum) (n <= x) => ((f n) I\ ig n)) I ARB"
let ORN = new_definition
( 'ORN',
"! ixsnum) if g _woran) .
ORN x f g = \(n:num) . in <= x) => ((f n) \/ (g n)) I ARB"
let INCN = new_definition
('INCN',
"l n f .
INCN n f i (ONES n f) => RSTN n J WORDN n (iVAL n f) + 1)"
);s
let DECN = new_definition
('DECN',
NI n f .
DECN n f = (ZEROS n f) => SETN n I WORDN n (iVAL n f) - I)"
);;
let VAL_WORDN_IDENT 1 = prove_thm
( 'VAL_WORDN_IDENT_I ',
HI n znum . n <= 3 -=> (VAL 1 (WORDN 1 n) mn)",
REWRITE_TAC [VAL;WORDN;bv;num CONV "I";
LESS_EQ_3 _CASES ]
THZN BETA_TAC
THEN REPEAT STRIP TAC
THEN ASM REWRITE_TAC [ ]
THEN REDUCR_TAC
let SZZE_I = new_definitlon
('SIZE_I',
"l x zwor_n . SZZE_I x = Intn_L_. -n <= 1 =R> (x n = ARB) N
);;
let WORDN_VAL_IDENT_I = prove_thm
('WORDN_VAL_IDENT_I',









THXN COND CASES T&C
THEN I_ B_TAC
TItaN A,gN_RI_RZT_ T&C [ ]
THEN IMP_I%E8 TAC LESS_EQ.._I_CASEG
THEN ASM_REWRITE TAC [ ]
THEN BOOL_CASES TAC "(x 0) zbool"
THXN BOOL_CASES TAC "(x i) zbool #
TED[N ASM_REWRITE_TAC [ ]
THEN REDUCE_TAC
);;
let SIZE_SUBARRAY_I = prove thin
( ' SIZE_SUBARRAY_.I ',
"t x twor_n . SIZE_I (SUBARRAY x (I,0))",
REWRITE_TAC [SIZE_l; SUBARRAY DEFsADD_CLAUSES]
THZN BE TA_TAC
TEEN REPEAT STRIP_TAC
TE_N AHM_REWRITE_TAC [ ]
);7
let VAL_WORDN IDENT 3 = prove thin
( ,VAL_WORDN_IDENT_3 ',
•'! n _num . n <= 15 ==> (VAL 3 (WORDN 3 n) ,: n)",




THEN ABM_REWRITE_TAC [ ]
THEN REDUCE_TAC
);3
lot iml = TAC_PROOP
(([], "t (z y z") (f z*->**) . (x = y) ==_. (f x :, f y)'),
REPEAT STRIP_TAC
THEN ASM_REWRITE TAC [ ]
);;
% l- in m. n <- 3 --> m <: 3 -:,,> -(m : n) ==> -(WORDN m : WORDN n) 96






(SPEC "n:num" VAL WORDN_IDENT_I)
(ASSOME "n <,, 3")
3
MP
(SPEC "m: hum" VAL_WORDN_IDENT_I )
(ASBOME "m <= 3")]
(CONTRAPOS (ISPECL ["WORDN 1 m"a'WORDN 1 nnI"VAL i*'] lemma.l))))
);a
% I- tnm. n <= 15 ==> m <:, 15 =,,> -(m = n) ,:,,> -(WORDN m - WORDN n) %
let WORDN_3_NOT_EQUAL ,, 8&ve_thm





(SPEC "i,',_hum" VAL_WORDN_IDENT_3 )




(ASSUME "m <- 15")]





let VAL WORDN_IDENT _ ink_thin
([],"2 (n x _num) . (x < (2 EXP (SUCn)}) ---_ (VAL n (WORDN n x) z x)")J;
let WORDN_VAL IDENT = ink_thin
([],
"t (n _num)(x zwordn) .
(VAL n x < (2 EXP (SUCn))) --> (WORDN n (VAL n x) . x)"
Removed theoren_ for now 13MAR92. [DAF]
let MAXWORD _ provo_thm
( 'MAXWORD ',
" ! n b. (VAL n b) < (2 EXP (SUCn))",
INDUCT TAC
THEN GEN_TAC
THEN PURE_ONCE_REWRITE_TAC [ VAL ]
THENL [
pURE_REWRITE_TAC [ EXP; MULT CLAUSES; may.blt ]
BOOL_CASES_TAC " (b(SUC n) ) _bool"
THEN REWRITE TAC [ by; ADD CLAUSES; MULT_CLAUSES ]
THENL [
PUI%E_AHM_REWRI TE TAC
[ SPEC "SUC n" EXP_DOUBLES ; MULT_BY 2 ;




(CONJ (SPEC "b _ th)




let MAXWORD2 a prove_thin
( 'MAXWORD2 ',
R! n • cln . ((VAL n a) + (by tin)) <- (2 EXP (SUCn))",
REPEAT GEN TAC
THEN PUI%E ONCE_REWRITE_TAC [bv]
THEN COND_CASES TAC
THEN pURE_REWRITE_TAC [ADD CLAUSES]
THBNL
[ MATCH_ACCEPT_TAC
(MATCH MP LESS_OR (SPEC_ALL MAXWORD) )
I
MATCH_ACCEPT_TAC
[MATCH_MP LESS IMP_LESS OR_EQ (SPEC ALL MAXWORD) )
]
)I;
let ALL ONES _ prove thin
(,ALL ONES',
" ! n a cin •
((VAL n a) + (by cin) ,, 2 RXP (SUC n))
. (ONES n a) /\ cin _,
INDUCT_TAC THEN REPEAT GEN TAC
THZN ASM_REWRITE TAC [ VAL; ONES ]
THENL
[ REWRITE_TAC [ EXP; MULT_CLAUSES; bvll ]
3
BOOL_CASES_TAC ma(SUC n) :boot"
THEN REWRITE_TAC [ bvalm; ADD CLAUSBS; MULT_CLAUSES ]
THENL
[ AS14_REWRI TE_TAC
[ MULT_BY_2; SPEC "SUC n" EXP_DOUBLESs
9
SYM RULE ADD_ASSOC;
(PURE_ONCE_REWRITE_RULE [ ADD SYM ] EQ_MONO_ADD EQ)
]




let OVERFLOW = prove_thin
( 'OVERFLOW', -
" I n a . (ONES n a) =-> (((VAL n a) + I) = (2 EXP (SUCn)))",
REPEAT STRIP_TAC
THEN IMP RES_TAC (snd (EQ IMP_RULE (SPEC_ALL ALL_ONES)))
THEN POP_ASSOM
( ACCEPT_TAC
o (R]_WRITE_RULE [ ASSUME "ONES n a"; bvals; SYM RULE (num_CONV "i")])
)
)7;
let NOTOVERFLOW = prove_thin
( 'NOTOVERFLOW ',
= I n a . -(ONES n a I\ cin)
==> ((VAL n a) ÷ (by cln)) < (2 EXP (SUCn))",
REPEAT GEN TAC
THXN PURE_KEMRITE TAC [SYM_RULE ALL_ONES]
THXN 8TRIP_TAC
TIIXN STRIP_ABBUME_TAC
( PD-RE_ONCE_REWRITE RULE [LESS_OR_EQ ]


















Author: (c) D.A. Fura 1992









loadf 'aux_defs' ; ;
map new_parent [ 'piuaux_def ' ; ' array_clef ' s 'wordn_def ' ; ' ineq' ] ; ;
new_ty_)e_abbrev ( 'time ', ": nu _." ) ; ;
new_ty_e_abbrev ( 'wordn', "_ num->bool") ; ;
let ARBN = definition 'array_def' 'ARBN'I;
let 8UBARRAY_DEF = definition 'arrey_dof' 'SUBARRAY_DEF's;
.................................................................. _-_ ............




'wire = HI J LO [ X [ Z'_;
new_typo_abbrev ( 'bUSh'," znum->wire") ; ;
................................................................................
Type conversion functions and theorems for type WIRE.
................................................................................
let hoolVAL = new_definition
( 'boolVAL',
"t (w lwire) .
boolVAL w - (w = HI) => T I
(w = LO) => F i ARB"
);s
let WIRE = new_definition
( 'WIRE ',
"! (b _bool) . WIRE b = (b = T) => HI i LO"
);;
let boolVAL WIRE_IDENT = prove_the
(, bOolVAL_WIRE_IDENT •,
"t (h zbool) . boolVAL (WIRE b) = b #,
KEWRITE_TAC [boolVAL; WIRE ]
THEN GEN_TAC
THXN BOOL_CANES_TAC "bzbool"
THEN REWRITZ_TAC [SYM RULE (prove_constructors distinct wire) ]
);;
let WIRE__boolVAL_IDENT = prove_the
( 'WIRE_boolVAL_IDENT ',
"! (w zwire} . (w = HI) \/ (w = LO) =.> (WIRE (boolVAL w) = w)",
REWRITE_TAC [WIRE; booIVAL]
THEN INDUCT_THEN (prove induction_the wire) ASSUMZ_TAC
THBN REWRITE_TAC [gYMRULE (prove_constructors_distinct wire) ]
);7
................................................................................
Type conversion functions and theorems for type BUSN.
................................................................................
let wordnVAL = new_deflnltion
( 'wordnVAL ',
"t (f xbusn) .
wordnVAL f ,,
\(x_num). (f x - HI) => T l
(f x = LO) => F I ARB"
);;
let BUSN = new_deflnitlon
( 'BUSN ',
"! (f :wordn) .
BUSN f =
\(xznum). (f x = T) => HI J LO"
);;
I]
lot wordnV_L BUSN_TDlll_ = provo_tbm
( 'worel_VAL_BUSN_ID_NT ' ,
H! (f swordn) . word_VAL (BUSN £) - f_,
REWRITE_TAC [wordnVAL; BUSN]
THZN GEN_TAC
THEN CONV TAC (ONCE_DEPTH CONV FUN_EQ_CONV)
TI_N GEN_TAC
TItaN BETA_TAC
THEN BOOL_CASES_TAC " (f _num->bool) n"




let Offn = new_definition
( 'Offn',
"Offn - \(xxnum). Z"
let wordnVAL_Offn - prove_ibm
( 'wordnVAL_Of fn',
-wordnVAL Offn = ARBN",
REWRITE TAC [wordnVAL _Of fn; ARBN;
SYM_RULE (prove_constructors distinct wire) ]
);;
let OFPP - new_definition
( 'OFFP',
-t (w lwire) .
OPFP w s (w - Z)"
let ONP = new_definition
( 'ONP',
"! (w _wirs) .
ONP w n {(w - HI} \/ (w 8 LO) \/ (w n X))"
);a
lot OFPnP - now definition
( ' OPFnP ',
•'t (f zbusn) (mn ,hum) .
OFFnP f (re,n) I l(xznum). (n <= x /\ x _= m) ==> (f x = Z)"
);;
let ONnP = new_definition
(, ONnP ° ,
"t (f .bUSh) (mn .num) .
ONnP £ (m,n) 8
l(xznum}. (n _i x I\ x *_- m) --> ((f • - HI) \I (f • n LO) \/ (f • ,, X})"
);;
let OPPnP BUSN - prove_ibm
(,OFFnP BUSN',
-[ (f zwor_n) (m n znum) . n <- m --> (OFFnP (BUSN f) (m,n) = F)",
REWRITE_TAC [OPFnP; BUSN ]
THZN BETA_TAC
THXN RZPZAT GEN TAC
THEN REWRITE_TAC [NOT_PORALL_CONV "-(Ix. n <= • /\ • _m m ---
((f • -> HI I LO) - Z))"]
THEN DTBCH_TAC
TI_N EXISTS TAC Xnln_tM #
THZN ASM_CASES_TAC -(fswordn) n #
THXN ASM REWRITE TAC [LESS EQ_REPL;prove_constructors_distinct wire]
)_;
let ONnP_BUSN - prove thm
( _ ONnP_BUSN ',





THEN BOOL_CASES_TAC # (f _num->bool) x"
THEN REWRITE_TAC []
);s
let OFF_P_Offn = prove thm
('OFFnP_Offn*,
"! (m n snum) . n 4= m ==> (OFFnP Offn (m,n) = T)",
REWRITE TAC [OFFnP;Offn]
);;
let ONnP Offn = prove_thm
('ONnP_Offn',
"! (m n ,hum) . n 4= m ==> (ONnP Offn (m,n) = F)',
REWRITE_TAC [ONnPlOffnlSYM_RULE(proveconmtructorm_dimtinct wire);
NOT_FORALL_CONV "-(Ix. ~(n 4= x /\ x 4= m))"]
THEN REPEAT STRIP_TAC
THJN EXISTS TAC "nznum"






(c) D.A. Fura 1992-93
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system 'rm tem_loglc dof.th';;
new_theory 'ten_logic_def';;
loadf 'aux_dofm.ml'l;





let M_LESS O LESS = TAC_PROOF
(([],
"I m n . (m 4 n) ==> (0 4 n}'),
INDUCT TAC
THEN REPEAT STRIP TAC
THEN ABM_REWRITE_TAC [ ]
THEN IMP RES TAC LT IMP_L2




let STABLE = new_definition
( ' STABLE '.
"! (x ,tlme->*) (tl t2 ,time) .
8TABL_ • (tl,t2) =
(tl _= t3) /\
(It u xtimo. (tl _- t /\ t _= t2 /\ tl <= u /\ u <- t2) ==> (x t = x u))"
)_;
let STABLE_TRUE - now_definition
( 'STABLE_TRUZ ',
"t (z stime-,bool) (tl t2 _timo)
STABLE_TRUE x (tl,t2) =
(tl _- t2) I\ (It_timo. (tl _= t I\ t <- t2) =-> (x t))"
let STABLE_FALSE = new_definltion
(, STABLE_FALSE ',
"! (x _time->bool) (tl t2 _timo) .
STABLE_FALSE • (tl,t2) =
(tl <= t2) /\ (tt:tlme. (tl <= t I\ t <- t2) ==> (-x t))"
);a
let STABLE_FALSE_THEN_TRUE = new_deflnition
( ,STABLE_FALSE_THEN_TRUE ',
"! (x :time-_bool) (tl t2 :time) .
8TABLE_FALSM_TEEN__TRU'£ • (tl,t2) ,.
(tl <= t2) /\ (It:time. (tl -= t I\ t • t2) -=> (-x t)) I\ (x t2)"
)l;
let STABLE_TRUE_THEN_FALSE = new_deflnltion
( ,STABLE_TRUE_THEN_FALSE ',
"! (x ztlmo->bool) (tl t2 _tlmo) .
STABLE_TRUE_THXN_PALSE • (tl,t2) -
(tl •= t2) /\ (lt,tJa_. (tl <= t I\ t • t2) ==> (x t)) I\ (-x t2)"
);3
lot FALSE_THMN_STABLE_TRUE = now_definition
(, FALSE_THXN_STABLE_TRUZ ',
"I (x stimo-,bool) (tl t2 _timo)
FALSE_THEN BTABLE_TRD'R • (tl,t2) -
(tl <- t2) I\ (-x tl) I\ (ttztlmo. (tl • t 1\ t <= t2) ==> (x t))"
);a
let TRD_E_THMN_STABLE_FALBE = mew_definition
(, TR_B_THIN STABLE_FALSE ',
"! (x ,time-,heel) (tl t2 _timo) .
TRUE_THEN_STABLE_FALSE • (tl,t2)
(tl •- t2) /\ (X tl) /\ (tt_time. (tl • t /\ t •8 t2) ==> (-x t))"
)aa
% ................................................................................
Definitions involving boole_n-volued-elgnal events.
................................................................................
let TIME_TRUE = new_definition
( 'TIMETRUE",
"! (x _tile->bool} (tO t9 t ztimo) .
TIME_TRUE • (t0,tg} t-
(tO <= t) I\ (t <= tg) I\ (x t)"
)s;
lot TIME_FALSE = now_dofinltion
( ' TIMZ_FALBE ',
"! (x xtime->bool) (tO t9 t _timo) .
TIMZ_FALSE • (t0,tg) t =
(tO <= t) /\ (t <8 t9) /\ (-x t)"
);;
lot N_TIMES_TRUE = now__prim rec_dofinltion
( 'N_TIMZS_TRUE ',
"(N_TIMBS_TRUE 0 • tO t9 =
14
?tztime. STABLE_FALSE_THEN_TRUE x (t0,t) /\
(t • t9 ==> STABLE_FALSE • (t+l,t9))) /\
(N_TIMES_TRUE (SUC n) x tO t9 =
?tztime. STABLE_FALSE_THEN_TRUE • (t0,t) /\
N_TIMBS_TRUE n • (t+l) tg)"
let N_TIMESFALSE - new_prim rec_definStion
( 'N TIMXS_FALSE ',
"(N_TIMES FALSE 0 x tO t9 =
?tztime. STABLE_TRUE_TH]IN_FALSE • (t0,t) /\
(t • t9 =-> STABLE_TRUE • {t+l,tg})) /\
(N_TIMZS_FALSE (SUC n) • tO t9 -
?t:tlme. STABLE TRUE_THEN_FALSE • (t0,t) /\
N_TIMES_FALSE n • (t+l) t9)"
);;
let LESS_THAN_N_TIMES_TRUE = new__prim_rec dofinltion
( ' LESS THAN_N TIMRS_TRUE ',
"(LESS_THAN N TIMXS_TRUE 0 • tO t9 = STABLE_FALSE • (t0,t9)) /\
(LESS THAN_N_TIMES_TRUE (SUC n) x tO t9 =
N_TIMES TRUE n x tO t9 \/
LESS_THAN N TIMES_TRUE n x tO t9)"
);;
let LESSTHANN_TIMESFALSE = new_prim_roc_definitlon
( ' LESS_THAN_N TIMXS_FALSE ',
#(LESS_THAN_N_TIMES_FALSE 0 • tO t9 = STABLE_TRUE • (t0,tg)) /\
(LESS_THAN_N TIMES_FALSE (SUC n) • tO t9 =
N TIMXS_FALSE n • tO t9 \/
LESS_THAN N_TIMXS_FALSE n • tO tg)"
);;
let NTR TIME_TRUE = new__mrim_rec definltion
( 'NTH_TIME_TRUE ',
"(NTH_TIMZ_TRUE 0 x tO t9 = STABLE_FALSE_THEN_TRUE • (t0,t9)} /\
(NTH_TIMZ_TRUE (SUC n) x tO t9 -
?(tztimo) . NTH_TIME_TRUE n • tO t /\
STABLE_FALSE_THEN_TRUE • (t+l,tg)) "
);;
let NTH_TIME_FALSE = now prim_rec definition
( 'NTH_TIME_FALSE ',
"(NTH_TIMI_FALSE 0 • tO t9 - STABLE TRUE_THXN_FALSE • (t0,t9)) /\
(NTH_TIME_FALSE (SUC n) x tO t9 =
?(tttlm@) . NTH_TIME_¥ALSE n • tO t /\
STABLE_TRUE THEN_PALSE • (t+l,tg)) "
);;
let CHANGES_TRUE = new_definltion
( 'CHANGES_TRUE ',
"l (x st!me->boo1) (t ztlmo) .
CRh%NGES_TRUE • t ,,
((t = 0) \/ -x (t-l)) /\ • t"
);;
let CHANGES_FALSE = new definition
( 'CHANG3S_FALSE ',
"1 (x xtime->bool) (t ztim@) .
CHANGES_FALSE • t =
((t = 0) \/ • (t-l)) /\ -• t #
);;
lot N_TIMES_CHANGES_TRUE = new_definition
( 'N_TIMXS_CBANGES_TRUE ',
"i (n sn_m) (x ztimo->k_ol} (tO t9 stlmo) .
N_TIMES_CHANGES TRUE n • tO t9 ,,
N TIMES_TRUE n (\t. CHANGES_TRUE x t) tO t9"
15
);;
let N TDmS_CHAHGZS_P_LSB - newdefinition
( ,N_TZNBS_CHAHGZS_FKLSE ',
"1 (n :hUm) (x ztJuno->bool) (tO t9 :time)
N_TZJmS_CIL_qGZS_F_SE n x tO t9 =
N_TZMES_TRUB n (\t. CHANOZS_PALSE x t) tO t9"
)l;
lot LRSS_'I.aAN_N_TIMRB_CHANGES_TRUE 8 new_definition
( ' LRBS_THJUN_N_TZ]_ES_CHANG38_TRUB ' •
"! (n :hUm) (x :time->heel) (tO t9 :time) .
LESS_THAN_N_TIMRB._CHANG_8_TRUE n • tO t9 =
LRSB_TH_q_N_TXNXS_TRUZ n (\t. CHANGZS_TRUB x t) tO t9"
)77
let LRSS T/L_ N_TXMBB_CHANGKS_FALBE - newdefinition
(, LISS_THAN_N_TI3QB_CHANGZS_FALSE" •
"t (n ,hUm) (x :tinm->hool) (tO t9 :time) .
LXSS_THAN_N T_S_CHANGZS_F_LSE n x tO t9 =
LRSS THAN_N_TZ_flBS_TRUK n (\t. CHANGBS_FALSE x t) tO t9"
);;
let NTH_TZ)m_CHAHGZS_TRUE - new_]_rin__roc_definition
( ,NTH TDm CHANG_S_TRUB ',
-(NTH_TIME CHANGZS_TRUE 0 x tO t9 - STABLE_FALSE_THEN_TRUE x (t0,t9}) /%
(NTH_TIM__C_GES_TRUX (SUC n) X tO t9 z
?t U ,tJJRe.
NTH_TIME_CHANGES_TRUE n • tO t I\





-(NTH_TIME_CHANGEB_FALNE 0 • tO t9 - STABLE_TRUE_THEN_FALSE x (t0,tg)) /\
(NTH_TIME_CHANGBS_FALSE (SUC n) • tO t9 =
?t u ,time.
NTH_TIME_CILENGES_FALSE n • tO t /\
8TABLE_FALSE_THBN_TRUE • {t,u) /\
STABLE_TRUE_THXN_FALNE • {u,tg) )"
lot STABLE_HI 8 new_definltion
('STABLE_HI',
"! (x ,time->wire) (tl t2 :time) .
STABLE HI • (tl,t2) -
(tl <8 t2) /\ (_t:time. (tl <- t /\ t <- t2) ==> (x t = HI))"
);;
let STABLE_LO - now_definition
(,STABLE_LO',
M! (x :tlme->wire) (tl t2 stimo)
STABLE LO • (tl,t2) s
(tl <- t2) /\ (tt,time. (tl <= t /\ t <- t2) --> (z t - LO))"
lot STABLE_LO_THZN_HI - new_definition
('STABLE_LO_THIN_HI',
ut (x :tlme->wire) (tl t2 ,time) .
STABLE LO_THXN_HI • (tl,t2) -
(tl <- t2) /\
(tt:time. (tl <- t /\ t < t2) --> (x t - LO)) /\
(x t2 = HI)"
);a
let 8TABLE_HI_THENLO 8 new_definition
(,8TABLE_BI_THEN_LO',
16
"1 (x :time->wire) (tl t2 :time)
STABLE HI THEN_LO • (tl,t2) =
(tl <= t2) /\
{lt:time. (tl <= t /\ t < t2) -=> (x t = HI)) /\
(x t2 - LO)"
];;
let NTH_TIME_HI = new_primrec_definition
('NTH_TIME_HI',
"(NTH_TIME_HI 0 x tO t9 = STABLE_LO THEN_HI x (t0,t9)) /\
(NTH_TIME_HI (SUC n] x tO t9
?(t:time) . NTH_TIME_HI n x tO t /\
STABLZ_LO_THEN_HI • (t+l,tg))"
);;
let NTH_TIME_LO = naw__Drim_rec_definition
( 'NTH_TIMX_LO ',
"(NTH_TIME_LO 0 x tO t9 - STABLE_HI_THEN_LO x (t0,t9)) /\
(NTH_TIME_LO (SUC n) x tO t9 =
?(t:time) . NTH_TIME_LO n x tO t I\
STABLE HI_THEN LO x (t+l,t9})"
);;
Definitions involving HSTABLE" (boolean- or wire-valued) signals for both
clock phames of each cycle.
................................................................................
let STABLE_AB . new definition
('STABLE_AB',
"l (x ,time->*#*) (tl t2 :time)
STABLE AB x (tl,t2) =
(tl <= t2) /\
(it u :time.
(tl <= t /\ t <= t2 /\ tl <= u /\ u <= t2) ==> (ASeI(x t) = BSel(x u)))"
);;
let STABLE_AB_TRUE = new_definition
('STABLE AB TRUE',
"! (x ,time->beef#heel) (tl t2 :time) .
STABLE_AB TRUE x (tl,t2) -
(tl <- t2) /\
(Itztims.
(tl <- t /\ t <- t2) --> (ASel(x t) /\ BSel(x t)))"
);;
let STABLE_AB_FALSE - new_definition
('STABLE_A_¥ALSE',
"! (x ,time->heel#boo1) (tl t2 :time) .
STABLE AB FALSE x (tl,t2) =
(tl <= t2) /\
(It:time.
(tl <= t /\ t <= t2) ==> (-ASel(x t) /\ -BSel(x t)))"
};;
let STABLE_AB_OF¥ = new_definitlon
('STABLE AB_OFF',
"! (x :tlme->wire#wire) (tl t2 :time) .
8TABLE_AB_OFF x (tl,t2) -
(tl <- t2) /\
(lt:tLme.
(tl <= t I\ t <= t2) =-> {(ASel(x t) = Z) I\ (BSel(x t) = Z)))"
);;
let STABLE_AB_OFFn = new_definltion
('STABLE AB OPFn',
"I (X #tlme->busn#busn) (tl t2 :time) .
STABLE_AB_OFFn x (tl,t2) =
(tl <- t2) I\
(ltstime.





lot TRUE_EVENT_TIMES_EQUAL u provo_thm
( ,TRUE_EVENT_TIMESEQUAL ',
"! (n :hum) (C0 tl t2 ztlmo) (x ztimo->bool)
NTH_TIMZ_TRUE n • tO tl .s>
NTH_TIMB_TRUE n x tO t2 --_
(tl - t2) #,
INDUCT_TAC
THEN REWRITE TAC [NTH_TIMZ_TRUE;STABLE_FALSE THEN TRUE)
THEN REPEAT STRIP_TAC
THEN ASM_CABES TAC "(tl:time) z t2"
THEN ASM_REWRITE_TAC [ ]
THEN IMP_RES_TAC NOT_EQ
T_nVL [
SPEC_ASSUM_TAC ("It. tO <= t /\ t < t2 =z> -x t",mtl:t4mo ")
THEN I_S_TAC
SPEC_ASSUM_TAC ("it. tO <z t /\ t < tl -=> -x t","t2ztilBm")
THEN RES_TAC
REfl_TAC
THEN UNDISCH TAC m(t' ÷ i) <- tl .n> -x tl"
THEN FILTHI%_ASM REWRITE_TAC (\tin. tm= "(t' :time) = t") (]
THEN ABM_REWRITE_TAC [ ]
RES TAC
THEN UNDISCH_TAC m(t ÷ i) <z t2 s=_ -x t2"
THEN FILTER_ASM_REWRITE TAC (\tin. tm= -(t:time) = t'") []
THEN ASM REWRITE_TAC []
]
);;
let FALSE EVENT_TIMES_EQUAL - provo_thm
(, FALSE EVENT TIMZS_EQUAL',
"! (n sn_) (tO tl t2 stimo} (x ztime-_bool) •
NTH_TIME FALSE n x tO tl =z>
NTH_TIME_FALSB n x t0 t2 ==_
(tl - t2)",
INDUCT_TAC
THEN ItEWRITE TAC [NTH_TIM_ FALSE;STABLE_TRUETHEN_FALSE]
THEN REPEAT STRIP TAC
THXN ABM CASES_TAC "(tl_time) : t2"
THEN ABM_REWRITR_TAC [ ]
IMP_RZS_TAC NOT_EQ
THZNL [
SPEC ASSUM_TAC ("it. tO <= t /\ t < t2 zz> x t","tl:time")
THEN RE8 TAC
THZN RZS TAC




TItaN UNDZSCH_TAC "(t' + 1) <z tl a:> x tl"
THEN FILTER ABM REWRITE_TAC (\tin. tm: "(t'stimo) : t"} []
THZN ASM_REWRITE_TAC [ ]
RES_TAC
THEN UNDISCH_TAC "(t + I) <- t2 --_ • t2"




let 8TABLE TRUE_THEN IALSE_UNIQUE - prove_thin
(, STABLE_TRUE_THEN_FALSE_UNIQUE ',
"1 (tO tl t2 stime) (x stimo->bool) .
18
]ST_BLI TRUE_THEN_F_LSE x (tO,tl) ==>
STABIJI TRU! THZN_FI_T_E • (tO,t2) ==>
(tl - t2)',
THEN REPEAT BTRIP_TAC
THEN ASM_CASES_TAC "(tlztime) z t2"
THEN ASM_REWRITE_TAC [ ]
THEN IMP_RES TAC NOT_EQ
THENL [
SPEC_ASSUM_TAC ("It. tO <= t /\ t < t2 ==> X t_,"tl:time ")
THEN RES_TAC
THEN RES TAC
SPEC ASSUM_TAC ('It. tO <= t /\ t < tl ==> X tm,"t2:tlme")
THEN RES_TAC
THEN RES TAC
let TRUE_EVENT_TIMZS_MONO = prove_thin
( ,TRUE_EVENT_TIMXS_MONO •,
"! (n Enum) (tO tl t2 Itime) (x :time->bool)
NTH_TIME_TRUE n x tO tl -->
NTH_TIME TRUE (SUC n) x tO t2 -:>
(tl < t2)",
REWRITE_TAC [NTH_TIME_TRUE ; STABLE_FALSE THEN_TRUE]
THEN R_PEAT STRIP_TAC
THEN IMP_REB_TAC TRUE EVENT_TIMES EQUAL
THEN IMP_RES_TAC (REWRITERULE [ADD1] OR_LESS}
THEN FILTER ASM REWRITE_TAC (\tin. tm : "tl_time : t")
THEN FILTER_ASM_REWRITE_TAC (\tin. tm : "t < t2") []
);;
[]
let SINGLE_TRUE_INTERVAL_EVENT_TIMES_EOUAL - prove thm
( 'SINGLE_TROE_INTERVAL EVENT_TIMES_EQUAL ',
"! (tO t9 t u ztlme) (x _time->bool}
N_TIMES_TRUE 0 • tO t9 :->
TIME_TRUE • (to,tg) t ==>
TIME_TRUE x (t0,tg) u ==>
(t = u)",
REWRITE_TAC [TIME TROE ; N_TIMESTRUE ; STABLE_FALSE; STABLE_FALSE_THEN_TRUE ]
THEN REPEAT GTRIP_TAC
THEN ASM_CASES TAC "t' < t9"
THENL [
subgosl lz [ "t' < tg" ]
IMP_REB_TAC (REWRITE_RULE [ADD1] LESS_OR)
THEN RES TAC
THEN NRULE_ASSUM_TAC
('(t' + 1) <- u -=> -x u", ( (REWRITE RULE []) o CONTRAPOB))
THEN NRULE_ASSUM_TAC
("(t' + I) <- t ==> -x t#, ((REWRITE_RULE []) o CONTRAPOS))
THEN NRULE ASSUM_TAC
{Uu < t' ==>-x u", ((REWRITE_RULE []) o CONTRAPOS))
THEN NRULE_ASSUM_TAC
('t < t' ==> -x t", ((REWRITE_RULE []} o CONTRAPOS))
THEN RES_TAC
THEN IMP_RES_TAC NOT_LESB_EQ_LESS
THEN IMP_REB_TAC NOT LESS
THXN IMP PJgS_TAC SUB_LESS_OR
THEN ASSUME TAC (REWRITE_RULE [] (REDUCE_CONV "i<=I#))
THEN IMP_RES_TAC (SPECL [Ht'_time';#l';"l'] ASSOC ADD SUB1)
THEN ASM_REWRITE_ASSUM_TAC ('t <- ((t' + 1) - I)",
[SUB_E0UAL_0 ;ADD_CLAUSES ] )
THEN ASM_REWRITE_ASSUM_TAC ("u <- ((t' + i) - I)",
[SUB EQUAL 0; ADD CLAUSES))
THEN IMP_RES_TAC LESS_EQUAL_ANTISYM
T_gN FILTER_AHM_REWRITE TAC (\tin. tm- "u_tlme : t'") []
THEN FILTER AHM_REWRITE_TAC (\tin. tm- "t:time = t'") []




THXN IMP RES_TAC LESS EQ_TRANS
THEN REWRITE_ASSUM_TAC ('u <= t'', [LESS_OR EQ] )
THBN REWRITE_ASSUM_TAC ('t <- t'', [LESS OR_EQ] )
THXN pOP_ABSUM_LIST (MAP_EVERY (\thin. STRIP_ASS__TAC thin))
THEN I%E8 TAC
THXN A_REWRITE_TAC [ ]
]
);;
let LATERTRUE_EVENT_FOLLOWS_INTERVAL m prove_thin
( , LATER_TRUE EVENT_FOLLOWS_INTERVAL ', -
"! (tO t9 t' t'suc ,time) (x ,ti_->i_ol) .
N_TIMBS TRUE 0 • tO t9 sin>
tO <8 t' R_>
X t ' m=>
t' < t'suc mm>
W t'l%IC _m>
t9 < t'IUC',
I%EWRI TE_TAC [ 8TABLE_FALSE ; S TABLE_FALSE_THEN_TRUE ]
THEN I_JPEAT STRIP TAC
THEN ANM_CANES_TAC "t' <8 t9"
THENL [
mu]:go&l 1, [ "t' <- t9" ]
ANM_CANES_TAC "t9 < t'muc"
THXN ANM REWRITE_TAC [ ]
THIN REWRITE_ABSUM_TAC ('-t9 < t'suc', [NOT_LESS])
THEN IMP IqJRS_TAC LESS_EQ_LESS_TRANS
THEN IMP_RES_TAC LT_IMP_LE
THEN IMP_RBS_TAC
(SPECL ['t0:tlme";"t9:tlme';'t ° :time';'t'luc:time']
(REWRITE_RULE [TIME_TRUE]
S INGLE TRUE_ I NTERVAL_EVENT_T IMZS_EQUAL ) )
THEN IMP_I%ES_TAC LESS_NOT_EQ
;
muh_o&l 2, [ m-t' <- t9" ]
REII_ITE ASSUN TAC ('-t' <= tg", [NOT_LESS_EQ_LES8] )
THXN IMP_RES_TAC LESN_TRANS
THZN ANM_REWRITE_TAC [ ]
]
);;
let 8UB_STABLE_PALSE_THXN_TRUE = prove_thin
( ' SUB BTABT.U_FALNE_THXN_TRUE,,
"! (tl t3 t9 :time) (x ,time->bool) .
STABLE_FALSE_THEN_TRUE X (tl,tg) -->
(tl <m t2) -->
(t2 <= tg) ==>
STABLE_FALSE THEN_TRUE x (t2, tg)",
REW_ITE_TAC [STABLE FALSE_THEN_TRUE ]
THBN P.EPZAT 8TRIP_TAC
THZN ASM_H31WRITE_TAC [ ]
TH3N IMP_RES_TAC LESS_EQ_TRANS
THXN 8pEC_ASSUM_TAC ("Lt. tl <- t /\ t < t9 ::> -x t','t:time')
THZN RES_TAC
);;
let SUB_INTERVALS_STABT'I_TRUE s prove thin
( , SUB_INTERVALS_STABLETRUE ',
"! (tO t9 tl ,flare) (x ,time->bool)
STABLE_TRUE x (tO,t9) -->
(tO <u tl) =u>
(tl <- t9) -->
(STABLE_TRUE x (t0,tl) I\ STABLE_TRUE x (tl,tg))',
REWRITE TAC [STABLE_TRUE ]
THEN RJPEAT 8TRIP_TAC
THEN ASM REWRITE_TAC [ ]
THEN IMP_REB_TAC LESS_BQ_TRANS
THEN RES_TAC
let SUB INTERVALS_STABLE_FALSE - prove thin
( , SUB INTERVALS_STABLE_FALSE ',
2O
"! (tO t9 tl .time) (x ttimo->bool) .
STABLE_FALSE • (t0,tg) ==>
(tO <= tl) ==>
(tl <n t9) ==>
(STABLE_FALSE • (t0,tl) /\ STABLE FALSE X (tl,t9))",
REWRITE__TAC [STABLE__FALSE ]
THEN REPEAT STRIP_TAC
THEN A_M__REWRITE TAC []
THXN IMP RES__TAC LESS_EQ__TRANS
THEN RES__TAC
);;
let STABLE__FALSE__THEN = prove_thin
( ' STABLE_FALSE_THXN ',
"! (x ,time->boo1) (t0 tl ztime) .
STABLE_FALSE_THEN_TRUE x (t0,tl) ==>
tO < tl ==>
STABLE FALSE • (t0,tl-l)',
REWRITE TAC [STABLE_FALSE_THEN_TRUE; STABLE_FALSE]
THXN I_EPEAT STRIP_TAC
THEN IMP_RES_TAC (REWRITE_RULE [PRE_SUBI] LT_IMP LE_PRE)
THZN ASM_REWRITE_TAC []
THEN IMP_RES_TAC M_LESS_0_LESS
THEN IMP_RES_TAC (REWRITERULE [ADDI] LT_IMP_SUC LE)
THEN POP_ASSUM_LIST (MAP_EVERY (\thm . ASSUME_TAC (REDUCE_RULE thin) ) )
THEN IMP_RES TAC (REWRITE_RULE [PRE_SUBI] LE_PRE IMP LT)
THEN RES_TAC
);;
let SUP INTERVAL_STABLE_TRUE = ink_thin
([],
"! (t0 t9 tl t2 stimo) (z _time->bool)
STABLE_TRUE • (t0,tl) ==>
STABLE_TRUE • (t2,tg) =->
(t2 <= tl+l) u=>
(tO <- tg) =->
STABLE_TRUE x (t0,tg)"
);;
let SUP_INTERVAL_STABLE_FALSE = ink_thin
([],
"' (t0 t9 tl t2 _time) (x :time->bool)
STABLE_FALSE x (t0,tl) ==>
STABLE_FALBE • (t2,tg) ==>
(t2 <= tl+l) ==>
(t0 <= tg) ==>
STABLE_TALSE X (t0,t9)"
let SUP_INTERVAL STABLE_TRUE THEN_FALSE = provo_thm
( 'SUP_INTEI%VAL_STABLE TRUE THEN_FALflE ',
"! (tO t9 tl t2 stime) (x ztime->bool) .
STABLE_TRUE • (t0,tl) ==>
STABLE_TRUE THEN_PALSE x (t2,tg) ==>
(t2 <= tl+l) =:>
(tO <= tg) ==>







(SPECL ['t0 ztime"; "tl_timo';'t2 :time'] SUB_INTERVALS_STABLE_TRUE} )
THEN AS_ CASES_TAC rot2 <= t"
THEN RES_TAC
THEN REWRITE ASSUM TAC ("-t2 <= tin, [NOT_LRSS_EQ_LESS] )
THEN IMP_RES_TAC (SPECL (#t2 s time" ; "tl+l" ;"i #] LEBS_EQ_MONO_SUB)
THEN ASSUME TAC (SPEC ml" LESS_EQ_REPL)
THEN IMP_RES_TAC (SPECL ['tl:timo";"Im;ml "] ASSOC ADD_SUB1)
THEN ASM REWRITE_AS S_M_TAC
(re(t2 - i) <= ((tl + I) - i)", [SUB_EQUAL_0;ADD_CLAUSES])
THEN RES TAC
21
THEN IMP RES_TAC SUB_LESSOR
TH_N IMP_RES TAC LESS E0__TRANS
THZN RES_TAC
)I;
let SUP_INTERVAL_STABLE_FALSE-TT;EN-- TRUE = prove the
(, SUP_INTERVAL STABLE_FALSE THEN_TRUE ' •
"! (tO t9 tl t2 :time) (x .time->heel)
STABLE_FALSE X (t0,tl) ==>
STABLE PALSH_TEneN TRUE • (t2,tg) ==>
(t2 <- tl+l) 8.>
(tO <= t9) ==>
STABLEFALSE_THEN_TREE X (t0,t9) ",
REWRITE_TAC [STABLE FALSE ; S TABLE_FALSE_THEN_TRUB ]
THEN _LEPEAT qTRIP_TAC





T_N ASM_CASES_TAC "t2 <= t"
THXN RZS_TAC
TEEN REWRITE_ABSOM_TAC ('-t2 <- t", (NOT_LESS EQ_LESS] )
IMP RES_TAC (SPECL ["t2 ztlme';"tl+l";"l #] LESS_BQ._MONO_SEE}
TEEN ASSUME_TAC (SPEC "I # LESS_EQ_REFL)
TKEN IMP P.ES_TAC (SPHCL ["tlztime";"l";"l"] ASSOC_ADD_SUB1)
THXN ABM_REWRITR_AS SUM_TAC
("(t2 - i} <8 ((tl + I) - i)", [SUB_EQUAL_0;ADD_CLAUSES])
TEEN IMP_RES_TAC SUB_LESS_OR




Authorz (c) D.A. Furs 1992-93
Data! 4 March 1993
This file contains the ml source for the combinational logic gates used in the
gate-level description of the FTEP PIU, an ASIC developed by the ]bn_edded
Processing Laboratory, Boeing High Technology Center.
................................................................................
sot_search_.path (8oarch_/)ath() @ [,/homolelvis61dfura/ftep/piu/hol/lib/';
,lhomelelvis61dfuralhol/Library/tools/'
set_flag (,timing', true)as
system ,m gates defl.th';;
new_theory 'gates_dell'i;
map new_parent ( ,piuaux_def ' ; ,wordn_def ' ; ,busn_def ' ; ' ineq' ] ; ;
let NOT_GATE = new_deflnitlon
('NOT GATE',
"! a z ztime->bool#bool.
NOT GATE a z =
!!=time . z t = ((-ASel(a t)), (-BSel(a t}))"
);;
let AND2_GATE = new_definition
( ,AND2 GATE',
"! a b z ztime->bool#bool.
THEN RES_TAC
22
_D2_GATE a b z =
2tstime . z t = (ASel(a t) /\ ASel(b t)),
(BSel(a t) /\ BSel(b t)))"
);;
let AND3_GATE = new_definition
( 'AND3_GATE',
"! a b c z ztime->bool#bool.
AND3_GATE a b c z =
Itxtimo . Z t z (ASOI(e t) /\ ASoI(b t) I\ ASoI(c t)),
(Bsel(a t) /\ BSol(b t) I\ BSel(c t)))"
);;
let OR2 GATE = new_definltlon
( 'ORi_GATE ',
": a b z ztimo->bool#bool.
ORi_GATE a b z =
[tztime . z t z (ASeI(a t) \/ ASel(b t)),
(BSel(a t) \/ Bsel(b t)))"
);;
let OR3_GATE = new_definition
( 'OR3_GATE ',
"! a b c z .time->heel#heel.
OR3_GATE a b c z --
Itztime . z t = (ASel(a t) \/ ASel(b t} \/ ASel(c t)),
(BSel(a t) \/ BSel(b t) \/ BSel(c t)))"
);;
let NAND2_GATE = new_definitlon
( ' NAI_2__3ATE ',
#! a b z Itime->bool#bool.
NAND2_GATE a b z =
it:time . z t = (-(ASeI(a t) /\ ASel(b t))),
(-(BSoI(a t) /\ BSel(b t))))"
);;
let NAND3_GATE = new__deflnition
( 'NAND3_GATE ',
"2 a b c z ztimo->bool#bool.
HAND3 GATE • b c z =
!tztime . z t = (-{ABel(• t) /\ ASel(b t) /\ AS@I(c t))),
(-(BSeI{• t) I\ Bsel(b t) /\ BSel(c t))))"
);;
let BUF_GATE = new_definltion
( 'BEP_GATE •,
"! a Z :time->*#*.
BUP_GATE • z =
Itttimm . z t z ASeI(a t), BSeI(• t))"
);;
let TRIBUF_GATE = new_definltlon
( ' TRIBUF_GATE ',
"l (z _timo->wire#wire) (• • ,time->bool#bool) .
TRIBUF_GATE • • z =
! tztime . z t = ((ASel(e t) => WIRE (ASoI(• t)) i Z),
(BSel(e t) => WIRE (BSel(a t)) J Z))"
);J
let TRIBUFn_GATE = new__definltlon
( 'TRIBUFn_GATE ',
"! (• ztime->wordn#wor_n) (z ztlme->busn#busn) (o :time->heel#heel)
TRIBUFn_GATE • • z ,,
! t_time . s t = {(ASel(e t) => BUSN (ASoI(a t}) [ Offn),
(BSel(e t) => BUSN (BSel(a t)) J Offn))"
);;
let TRINBUF_GATE = new_definition
( 'TRINB_ GATE ',
"! (z ztlme->wire#wire) (• • ztime->bool#bool) .
TRINBUF_GATE a • Z =
23
! t:tJ_e . z t- (((-_gel(o t)) => WI_ (Jl_S•l(a t)) I Z),
((-BSel(e t)) => WIR_ (BSol(a t)) I Z))"
let TRTNBUFn__TB - new_definition
( 'TRINBUFn_GATE ',
": (a ,time->wordn#wordn) (z :timo->bu•n#bu•n) (o :timo->bool#bool)
TRINBUFn_GATE a • z =
! t.time . z t = (((-ASel(e t)) -> BUSN (ASel(a t)) j Offn),




Author,(c) D.A. Furs 1992
Deto:31 August 1992
This file contain• the ml source for the latches used in the gate-levol
• pacification of the FTEP PIU, an ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Center.
................................................................................




map new_parent ['piuaux def');;
................................................................................
One-bit A-clocked D-latch, no set, no re•st, no enable.
................................................................................
let DLatA_GATE s new definition
('DLatA_GATE',
"! (d q ,time->hool#bool) (• :timo->bool).
DL&tA_GATX d • q s
! tztime .
(8 (t+l) - ASol(d t)) I\
(q t = (e (t+l), • (t+l)))"
);;
................................................................................
One-bit B-clocked D-latch, no sot, no reset, no enable.
................................................................................
let DLatB_GATE m new_definition
('DLatB_GATE',
"! (d q :time->bool#bool) (• ,timo->bool).
DLatB GATE d • q s
! tztime .
(• (t÷l) - BSel(d t)) /\
(q t - (• t, • (t+l))) #
)7;
One-bit A-clocked D-lat0h, with met, no rmmot, no enablo.
................................................................................
let DSLetA_GATE - new_definition
('DSLatA GATB',
"I (d met q ,tima->]x>ol#]x_l) (• :ttme->Ix_l) .
24
DSLatA_GATE d set s q =
! t:tlme .
(s {t+l) - (ASel(set t)) => T I ASaI(d t)) I\
(q t = (s (t+l), • (t+l)))"
);;
lot DSLatB_GATE = new_definitlon
('DSLatB_GATE',
"! (d set q :time->beef#heel) (s :time->bool) .
DSLatB_GATE d mat s q =
! t:tims .
(s (t+l) = (BSal(set t)) => T I BSaI(d t)) /\
(q t = (s t, • (t+l)))"
);;
let DRLatAGATE = new__definitlon
('DRLatA_GATE',
"! (d rst q :time->heel#heel) (s ztimo->bool) .
DRLatA_GATE d rst s q •
! t:time .
(s (t+l) = (ASel(rst t)) => F I ASel(d t}) /\
(q t = (s (t+l), s (t+l)))"
);;
lot DRLatB_GATE = newdeflnition
('DRLatB_GATE',
"! (d rst q :time->heel#heel) (s ztime->bool) .
DRLatB_GATE d rst s q =
! t:tima .
(s (t+l) = (BSel(rst t)) => F [ BSel(d t)) /\
(q t = (s t, • (tel)))"
);;
% ................................................................................
One-bit A-clocked D-latch, with set, with reset, no enable.
................................................................................
let DSRLatA_GATE - new_definition
('DSRLatA_GATE',
"! (d set rat q ,time->beef#heel) (s :timJ->bool) .
DSRLatA_GATS d set rst • _ =
! t:t:_ .
(s Ct+l) • ((ASel(set t) /\ -ASel(rst t)) => T I
{(-ABel(set t)) /\ ABel(rst t)) => ¥ I
((-ASoI(set t)) /\ -ASel{rst t)) => ASel(d t) I
J_.B)) /\
(q t = (• (t+l), • (t+l)))"
);;
9_................................................................................
One-bit B-clocked D-latch, with sot, with reset, no enable.
................................................................................
let DSRLatB_GATE = new_definitlon
('DSRLatB_GATE',
"! (d set rmt q ,time->heel#heel) (• st!me->heel) .
DSRLatB_GATE d •et rot • _ =
! tztila@ .
(m (t+1) = ((BSe1(oet t) /\ -BSel(rmt t)) => T l
((-Beef(met t)) /\ BBel(rmt t)) => 7 [
25
((~BSel(set t)) I\ -BSel(rat t)) => BSel(d t)
ARB)) I\
(q t - Is t, s It+l))}"
);;
let DELatA_GATE - new_deflnition
('DELatA_GATE',
"! (d an q ztime->bool#bool) (a :time->be•l)
DELatA_GATE den • q =
! tztLme .
(s (t+l) = (ASel(on t)) -> ASeI(d t) I s t) I\
(q t = (s (t+l), s {t+l))]"
);;
let DELatB_GATE - new_definition
(,DELatB_GATE',
HI (d on q :timi->bool#bool) (• :time->heel) .
DBLatB GATE den s q -
! tztJ_me .
(s (t+l) = (BSel(en t)) -> BSel(d t) J • t) /\
(q t - (8 t, 8 (t+l)))"
);;
let DRELatA_GATE - new_definition
('DRELatA_GATI',
"! (d rst an q :time->bool#bool) (• :time->heel) .
DRELatA_GATE d rst on 8 q =
! t:time .
(• (t+l) = (ASel(on t)) => ((ASel(rst t)) => F l ASoI(d t)) l s t) I\
(q t = (s (t+l), s (t+l))}"
};;
let DRELatB_GATE - new_definition
('DRELatB_GATE',
HI (d rst on q :tlme->bool#bool) (8 :time->heel)
DRELatB_GATE d rst on • q -
! t:time .
(e (t+l) - (BSel(en t)) => ((BSel(r•t t)) => F I BSel(d t)) I s t) /\
(q t = (e t, s (t+1)))"
)_;
96 ................................................................................
One-blt A-clocked D-latch, with set, no reset, with enable.
................................................................................
let DSBLatAGATE - new_definition
('DSBLatA_GATE',
"! (d sat en q :time->heel#heel) (s :time->heel)
DSBLatA_GATE d set on • q z
I t:time .
(• (t+1) - (ASsl(en t)} -> ((ASel(eet t)) n> T I ASol(d t))
(q t = (8 (t+l), s (t+l)))"
);;
I s t) I\
96 ................................................................................
One-blt B-clocked D-latch, with net, no reset, with enable.
26
let DSELatB_GATE . new. deflnition
( ' DSELatB_GATE ',
=t (d set on q :ti,.a->bool#bool) (I :time->heel)
DSELatB_OATE d met an • q •
! t:tlm_ .
(S (t+l) - (BSoI(an t)) -> ((BSal(set t)) -> T [ BSel(d t)) [ s t) /\
(q t = (m t, s (t+l)))"
);;
................................................................................
One-bit A-clocked D-latch, with mot, with remet, with enable.
................................................................................
lot DSRELatA_GATE = new_definition
( 'DSRELatA_GATE ',
"' (d sot rat on q :timo->bool#bool) (8 :time->heel) .
DSRELatA_GATE d met rmt an s q -
! txtimo .
(s (t+l) = (ASel(on t))
-> ((ASol(sot t) /\-ASel(ret t)) => T [
((-ASel(sot t)) I\ ASol(rst t)) => F U
((~ASel(set t)) 1\ -ASol(rmt t)) -> ASol(d t) I
ARB)
I s t) /\
(q t - (e (t+l), s (t+l)))"
);;
9& ................................................................................
One-blt B-clocked D-latch, with set, with reset, with enable.
................................................................................ 9&
let DBRELatB_GATE m new_definitlon
( 'DSRELatB_GATE',
"! (d met rmt on q :time->heel#boo1) (s :timo->bool) .
DSRELatB_GATE d met rot en s q -
! t:tlme .
(s (t+l) - (BSel(an t))
s> ((BSol(met t) /\ -BSol(rmt t)) m> T [
((-BSel(eet t)) /\ BSel(rmt t)) -> F [
((-BSal(eet t)) /\ -BSel(rst t)) -> BSel(d t) [
ARB)
I s t) /\
(q t- (s t, s (t+l)))"
);I
96 ................................................................................
N-bit A-clocked D-latch, no met, no reset, no enable.
................................................................................
let DLatNA_GATE - new_definition
('DLatNA GATE',
"! (d q ,time->wordn#wor a-) (0 ,timo->wordn) .
DLatNA_GATE d m q m
I t*t_ .
(a (t+l) -ASel(d t)) I\
(q t = (s (t+l), s (t+l)))"
);;
96 ................................................................................
N-bit B-clocked D-latch, no get, no reset, no enable.
................................................................................
let DLatNB_GATE m new_definition
( 'DLatNB_GATE',
"! (d q :time->wordn#worctn) (m ,time->worcln) .
DLatNB_GATZ d m q :
! tztlme .
(s (t+l) - BSel(d t)) /\





Author: (c) D.A. Fura 1992
Date: 21 Sept_er 1992
This file containe the ml mouroe for the flip-flopm umed in the gate-level
specification of the FTEP PIU, an ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Center.
................................................................................
set_search_path (eearch__path() • [,/home/elvis6/dfura/ftep/piu/hol/lib/']);;





One-bit positive-triggered flip-flop, no set, no re•st, no enable.
................................................................................
let DFFA_GATE = new_definition
(,DFFA GATE',
-! (d q ,tlmo->bool#bool) (• ,time->heel]
DFFA_GATEd s q =
! tltimo •
(s (t+l) = BSoI(d t)) /\
[q t = (s t, s t))"
)77
One-bit negativemtrigg ored flip-flop, no set, no re•st, no enable.
................................................................................
lot DFFB_GATE - now_definition
(,DFFB_GATE',
"I (d q ,tlme->bool#bool) (m ,ti_m>ba_l) •
DFFB_GATEd 8 q -
I tst:L_o .
(s [t+l) = ASel(d t)) /\
(q t = [8 t, s (t+l)))"
)a;
................................................................................
One-bit positive-triggered flip-flop, no met, with reset, no enable.
................................................................................
let DRFFA_GATE - now_definitlon
('DRFFA_GATE',
"! {d rat q :time->beef#heel] (8 :time->heel) .
DRFFA_GATE d r•t • q s
! tItimo .
(s (t+l) = BSel(rst t) => F I BSoI(d t)) /\
(q t = [• t, • t))"
................................................................................
One-bit nagative-trlggered flip-flop, no set, with re•or, no enable.
................................................................................
let DRFFB_GATE = now_definition
28
( 'DRFFB_GATE ',
"I (d rot q :time->beef#heel) (s ..tlme->bool) .
DRFFB_GATE d rmt • q --
! t:tlme .
(• (t+l) - ASol(rst t) => F I ASel(d t)) /\
(q t- (• t, • (t+l))}"
);;
One-blt po•itivo-triggorod flip-flop, with set, no reset, no enable.
lot DSFFA_GATE - now_dofinltion
('DSFFA_GATE',
"! (d mot q :time->heel#heel) (m .time->heel)
DSFFA_GATE d sot s q =
! t:tlme .
(• (t+l) n Beef(sot t) => T I BSel(d t)) I%
(q t - (• t, • t))-
);;
lot DSPFB_GATE - new_definition
('DSFFB_GATE',
"! (d mot q .time->heel#heel) (m ,time->heel) .
DSFFB_GATE d set • q -
l t:time .
(s (t+l) = ASol(•et t) => T I ASeI(d t)) I\
(q t - (, t, • (t+l)))"
lot DRSFFA_GATE - now definition
('DRSFFA_GATE',
"! (d rmt met q ,time->beef#heel) (s .time->heel)
DRSFFA_GATE d rmt met • q -
! tltiZll_ .
(m (t+l) - (BSol(sot t) I\ -BSel(rst t)) -> T I
((-BSol(met t)) /S BSml(rst t)) -> F I
((-BSel(met t)) /\ -BSel(rmt t)) -> BSel(d t) i
ARB) I\
(q t = (m t, • t))"
);l
let DRSFFB_GATE = now_definition
('DRSPFB GATE',
"! (d rmt mot q .time->heel#heel) (s .time->heel)
DRSFFB_GATE d rmt set S q =
I tttim$ .
(m (t+l) n (ABel(mot t) /\ -ASel(rst t)) -> T I
((-ASeI(eot t)) I\ ASel(rst t)) -> F I
((-ABellset t)) I\ -ASel(r•t t)) => Bsel(d t)
A.e.S) /\
(q t = (• t, • (t+l)))"




"! (d on q :time->beef#heel) (s :time->heel) .
DEFFA_GATE d on • q m
t :time .
(s (t+l) = BSel(en t) => BSel(d t) I s t) I\
(q t = (e t, • t))"
One-bit negative-triggered flip-flop, no set, no reset, with enable.
................................................................................
let DEFFB_GATE = new_definition
(,DEPFB_GATE ',
"! (d on q :time->heel#boo1) [s .time->boo1) .
DEFFB_GATE d on • q =
t :timum .
(s (t+l) - ASel(en t) -> ASel{d t) I • t) I\
(q t - (s t, • (t+l))) "
)a;
let DEFFnAGATE = new_definltion
('D_FDA_GATE',
"! (d q :time->wordn#wordn) (en :time->heel#heel) (s :time->wordn)
DEFFnA_GATE den • q =
t:tlme .
(m (t+l) - Bsel(en t) => BSeI(d t) I • t) I\
(q t = (s t, • t))-
lot DEFFnB_GATE - new_definition
('DEFFnB_GATE',
(d q ,time->wordn#wordn) (on ,time->beef#heel) (s ,tlme-_wor_)
DEFF_n_GATE d en • q -
t, time .
(m (t+l) - _el{en t) -> ASol(d t) I • t) I\
(q t = (s t, • (t+l)))"
);;
96................................................................................
One-bit positive-triggered flip-flop, no sot, with reset, with enable.
................................................................................
let DREFPA_GATE - new_definition
(,DREFFA_GATE',
"! (den rst q :time->heel#heel) (• :time->heel)
DREFFA_GATE den rmt • q =
t,time .
(m (t+l) = BSel(en t) => (BSel(rst t) => F I BSel(d t)) I • t) I\
(q t = (s t, • t))-
);;
9£................................................................................
One-bit negative-triggered flip-flop, no set, with reset, with enable.
................................................................................ 96
let DREFFB_GATE = nowdefinltion
{'DREFFB_GATE',
"! (den rmt q :time->heel#heel) (s :time->be•l) .
DPJYFB_GATE d on rmt • q =
t_tim_ .
(s (t+l) = ASel(en t) => (ASel(rst t) -> F I ASel(d t))
(q t - (s t, • (t+l)))"
);a
I • t) /\
3O
let DSEFFA_GATE = new_definition
('DSEFFA GATE',
"! (den rst q :ti_->bool#bool) (s :time->heel)
DSEFFA GATE den rat s q -
! :triBe .
(J (t+l) = BSeI(on t) => (BSel(ret t) => T i BSoI(d t))
(q t = (e t, n t)]"
);;
I 6 tl I\
let DSBFFB_GATE - new_definltion
('DSEFFB GATE',
"! (den rst q :time->bool#bool) (e :time->boo1)
DSEFFB_GATE den re: • q -
! t:time.
(S (t+l) - ASelien t) => (ASol(rst t) => T I ASeI(d t)) I s t) I\
(q t = (e t, • (t+l)])"
);;
let DRSEFFA_GATE = new_deflnition
('DRSEFFA_GATE',
"! iden rat set q :time->heel#heel} is :time->heel)
DRSEFFA_GATE den re: set s q -
!tztime .
[s It+l) = BSel(en t)
-> ((BSel(eet t] /\ -BSel(ret t)) => T I
(-BSel(eet t) /\ BSel(ret t)) -> F I
(-BSel(eet t) /\ -BSaliret t)) m> BSel(d t) I ARB)
I s t} I\
(q t - (m t, s t)]"
};;
9&................................................................................
One-blt negative-triggered flip-flop, with set, with reset, with enable.
................................................................................ 9&
let DRSEFFB_GATE = new_deflnition
('DRSEFPB_GATE',
"! (den rmt met q :time->heel#heel) (s ,time->heel)
DRSEFFB_GATE d on rat met s _ -
!t:time .
is it+l) . ABel(an t)
-> ((ABel(eat t) I\ -ASil(rst t)) => T [
i-ABeliset t) I\ ASel(rmt t)) => F I
(-ABel(met t} /\ -ASel(rmt t]) -> ASel(d t)
I • t) /\






Author: (c) D.A. Fura 1992-93
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This file contains the ml source for the counters used in the gate-level
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specification of the YTEP PIU, ariA SIC developed by the Embedded Processing
Laboratory, Boeing Hioh Technology Center.
................................................................................ 96





new theory 'counters def'l;
map new_.parent ['piu&ux_def';'wordn_dsf';'array_def';'ineq']7;
96 ................................................................................
Positive-triggered up-counter, no reset.
................................................................................ 96
let UpCntA_GATE = new_definition
('UpCntA_GATE',
"! (sz ,sum) (d q ,time->words#words) (id up z :time->heel#heel)
(s _tlme->wordn) .
UpCntA_GATE sz d Id up s q z =
! t=time .
(s (t+l) - (BSol(ld t)) -> BSel(d t) J
(BSel(up t)) -> INCN sz (8 t) J s t) /\
(q t - (((ASel(up t)) => INCN 8z (• t) J s t) ,
((BSel(up t}) => INCN 8z (• t) I 8 t))) /\
(z t - ((ASel(q t} = WORDN sz 0), (BSel(q t) - WORDN sz 0))}"
)I;
96 ................................................................................
Negatlve-trlggered up-counter, no reset.
................................................................................ 96
let UpCntB_GATE - new_definition
('_pCntB_GATE',
"! (sz _num) (d q ztlme->wordn#wordn) (ld up z :time->h_ol#bool)
(8 :time->wordn) .
UpCntB_GATE 8z d ld up s q z =
! t_time .
(s (t+l) - (ASel(ld t)) -> ASel(d t) I
(ASel(up t)) -> INCN ss (8 t) I s t) /\
(q t - (((ASel(up t)) -> INCN sz {0 t) I • t) ,
((BSel{up t)) -> INCN ss {s (t+l)) I s (t+l)))) /\
(z t - ((ASel(q t) - WORDN 8z 0), (BSel(q t) - WORDN 81 0))) #
);;
96 ................................................................................
Positive-trlggered down-counter, no reset.
................................................................................ 9&
let DOWnCntA_GATE = new_definitlon
('DownCntA_GATE',
"! (sz :sum) (d q :time->words#words) (ld dn z ttime->bool#bool)
(s _tlme->wordn) .
DownCntA_GATE sz d Id dn s q z -
! t_t_ume .
(s (t+l) = (BSel(Id t)) => BSel(d t} I
(BSol(dn t)) -> DBCN sz (8 t) I • t) /\
(q t = (((ASel(dn t)) -> DBCN sz (s t) I 8 t) ,
((BSelCdn t)) => DRCN mz Cs t) I s t))) /\
(z t - ((ASel(q t) - WORDN sz 0), (BSol(q t) - WORDN sz 0)))"
}J;
96 ................................................................................
Negatlve-triggered down-counter, no reset.
................................................................................ 96
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let DownCntB_GATE = new_definltion
( 'DownCntB_GATR ',
": (sz :sum) (d q :time->wordn#wordn) (id dn z :time->bool#bool)
(8 :ti_m->wordn) .
DownCntB_GATE ez did dn • q z =
! !:time .
(s (t÷l) = (ASel(ld t)) => ASel(d t) [
(ASel(dn t)) => DECN 8z (s t) I 8 t) /\
(q t = (((ASel(dn t)) 8> DECN 8z (m t) I s t) ,
((BSel(dn t)) -> DECN 8z (8 (t+l)) I • (t+l)))) /\
(z t -- ((ASel(q t) = WORDN 8z 0), (BSel(q t) = WORDN mz 0))) #
);;
let UpRCntA_GATE = new_definition
('UpRCntA_GATE',
"! (sz _num) (d q :time->wordn#wordn) (ld up tit z :time->heel#boo1)
(m :time->words) .
UpRCntA_GATE 8z did up rmt s q z =
!t:time .
(8 (t+l) = (BSsl(rst t)) => WORDN sz 0 I
(BSel(ld t)) -> BSel(d t) l
(Beef(up t)) => INCN ez (8 t) I m t)
(q t = (((ASoI(up t)) -> INCN 8z (m t) I a t) ,
((BSel(up t)) -> INCN mz (m t) [ • t)))
(z t = ((ASel(q t) - WORDN 8z 0),
/\
/\
(BSel(q t) = WORDN ez 0)))"
);;
let UpRCntB_GATE = new_definition
('UpRCntB_GATE',
"l (8z :sum) (d q :time->words#words) (ld up rst z :time->heel#boo1)
(m :time->words) .
UpRCntB_GATE mz did up rst s q z =
f !:time .
(m (t+l) = (ASel(rmt t)) => WORDN 8z 0 I
(ASel(ld t)) => ASsl(d t) J
(ASsI(up t)) => INCN mz (m t) t m t) /\
(q t = (((ASel(up t)) => INCN 8z (m t) I m t) ,
((BSel(up t)) => INCN 8z (e (t+l)) I • (t+l)))) /\
(z t - ((ASel(q t) - WORDN 8z 0), (BSel(q t) - WORDN 8z 0)))"
);;
let DownRCntA_GATE = new_definltion
('DownRCntA_GATE',
"! (mz :sum) (d q :time->wor_n#wordn) (id dn rmt z _time->bool#bool)
(e :time->words) .
DownRCntA GATE •z d Id dn rst s q z -
!t:time .
(s (t+l) - (Beef(re! t}) -> WORDN eZ 0 J
(BSel(ld t)) -> BSel(d t} I
(BSsl(dn t)} -> DECN mz (m t) I m t) /\
(q t n (((ASsI(_ t)} -> DECN 8z (. t) I s t) ,
((BSel(dn t)) -> DECN 8z (m t) I s t))) /\
(z t = ((ASel(_ t) - WORDN 8z 0), (BSsI(q t) - WORDN ez 0)))"
);;
let DownRCntB_GATE = new_definition
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( ' DownRCntB_GATE ',
", (sz :hum) (d q :time->wordn#wordn) (id dn rat z :time->heel#heel)
(• :tiam->wordn) .
DownRCntB_GATE s• did dn r•t • q z =
, tztime .
(• (t+l) = (ASel(rmt t)) => WORDN sz 0 1
(ASal(id t)) => ASel(d t) I
(ASel(d_ t)) -> DECN •z (s t) I • t) /\
(q t = (((ASel(dn t)) => DECN •z (s t) J • t) ,
((BSsI(dn t)) => DECN •z (s (t+l)) i m (t+l)))) /\




Author: (c) D.A. Fura 1992-93
Date: 4 March 1993
This file contains the ml source for the datapath blocks of the R-Port of the
FTEP PIU, _ ABZC developed by the Embedded Proceesimg Lid)oratory, Boeing High
Technology Center.
................................................................................









let REP_ty = abs_type_info (theorem 'piuaux_def' 'I%EP');;
% ................................................................................
Counter block used to build timer•.
................................................................................ %
let DP_CTR_GATE • new_deflnition
(,DP_CTR_GATE',
-! (bu•B_in busA_outl busAout2 :time->wordn#wordn)
(cir_wr c_ld clr_rd ce cin csror_ld cor_rd c_OUt :time->beef#boo1)
(r_ctr_in r_ctr r_ctr_new r ctr_out _time->wordn)
(r ctr_anlx eel r_ctr_irden r_ctr c@ r ctr_cin r_ctr_cry
r_ctrorden :time->heel)
DP_CTRGATE busB_in cir_wr c_Id cir_rd ce cin csror_Id cor_rd
r_ctr_in r_ctr_mux_sel r ctr_irden r_ctr r_ctrcs r_ctr_cin
r_ctrcry
r_ctr_new r_ctr_out r_ctrorden bumA_outl busA_out2 c_out =
I (tttime}.
(r_ctr_in (t+Z) . (Bssl(cir_wr t)) => BSel(busB_in t) I r_ctr_in t) /\
(r_ctr_mux_sel (t+l) = BSel(c_id t)) /\
(r ctr_irdan (t+l) - BSel(cir_rd t)) /\
(r_ctr (t+l) = (r_ctr_mux_sal t) => r_ctr_in t I r_ctr_nsw t) /\
(r_ctr_ca (t+Z) = ASaI(ca t)) /\
(r_ctr_cin (t+l) = ASel(cin t)) /\
(r_ctr_cry (t+l) = (r_ctr_cs t) /\ (r_ctr_cin t) /\ ONES 31 (r_ctr t)) /\
(r_ctr_nsw (t+l) =
((r_ctr_ce t) /\ (r_ctr_cin t)) => INCN 31 (r_ctr t) I r_ctr t) /\
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);;
(r_ctr out (t+l) = (BSel(cmror_id t)) => r ctr_new t I r_ctr_out t) /\
(r_ctr_orden (t+l) = BSel(cor_rd t)) /\
(busA_outl t =
( ( (r_ctr_irden t) => r_ctr_in t I ARBN) , ARBN) ) /\
(busA_out2 t =
( ( (r ctr_ordan t) => r_ctr_out t I ARBN), ARBN) ) /\
(c out t = ((r_ctr cry t}, (r_ctr_cry (t+l)})) #
let DP ICR GATE = new_definition
('DP_ICR_GATE',
N! {rap :*REP_ty)
(bumA_in kmsB_In busA_out act_out :time->wordn#wordn)
(icr_wr_feedback icr_wr act_select icr_ld icr_rd :time->heal#boo1)
(r_Icrold r_icr_mask r_icr :time->wordn)
(r_icr rden :time->heal) .
DP_ICR_GATE rap busA_in busB_in icrwrfeedback icr_wr act_select icr_id icr_rd
r_icr_old r_icr_mask r_icr r icr_rden bumA_out act_out =
l(t:time).
(r icr old (t÷l) =
(BSel(icr_wr_faedback t)) => BSel(bumA_in t) I r icr old t) /\
(r_icr_mask (t+l) =
(BSel(icr_wr t)) => BSel(busB_in t) I r_icr_mask t) /\
(r_icr (t+l) =
(BSel(icr_ld t))
=> (ASel(icr_select t)) => Andn rap (r_icr_old t, r_icr_mask t)
l Orn rap (r_icr old t, r_icr_mask t)
l r_icr t) /\
(r_icr_rden (t+l) = BSel(icr_rd t)) /\
(bumA_out t = (((r_icr_rden t) => rmiCr t [ ARBN), ARBN)) /\
(act_out t = (r_icr t, r_icr (t+l)))"
);;
Control register used to build General Control Register (GCR) and Communication
Control Register (CCR).
................................................................................... %
let DP_CR_GATE = new_deflnition
('DP_CR_GATE',






busA_out cr out z
l(tttima).
(r_cr (t+l) = (BSel(cr_wr t)) => BSml(busB_in t)
(r_cr_rden (t+l) = BSel(cr_rd t)) /\
);;
I r_cr t) /\
(bumA_out t = (((r cr_rden t) => r cr t [ ARBN), ARBN)) /\




let DP_SR_GATE = now_definltion
('DP_SR._GATE',




DP_SR GATE inp star id 8r_rd




(r_mr (t÷l) s (BSal(mror_id t)) a, BSol(inp t) I r_mr t) I\
(r_mr_rden (t÷l) = BSal(sr_rd t)) /\










let Bu82n_CF - newdeflnitlon
('Bu82n_CF',
"! (m ntnum) (inD1 inD2 zbuin#busn)
Bu82n_CF (m,n) inDl inD2 -
let offal - OFFnP (ABel inD1) (m,n) in
lot offa2 - OFF_P (ABel inD2) (m,n) in
let offhl - OFFnP (BSal inDl) (m,n) in
let oZfb2 = OPFnP (BSel inD2) (m,n) in
(((-offal) -> offa2 J T) /\
((-off51) -> offb2 1T))"
let BUsI2n_CF n new definition
( °Busl2n_C¥ ',




inD2 £nD3 inD& inD5 inD6 inD7 inD8 inD9 £nDl0 inDll
let offal - OPFnP (ABel inDl
10t offa2 = OFFnP (ABel InD2
let offa3 - OPFGP (ABel inD3
lot offa4 - OPFnP (ABol IDD4
lot offa5 I OPFZ_ (ABel inD5
let offa6 " OPPnP (ABel inD6
let offa7 - OPFnP (ABel inD7









let offa9 = OFFnP (ABel InD9 (m,n) in
let offal0 = OFPnP (ABel InDl0) (m,n) in
lot offall - OPF_P (ABel inDll) (m,n) in
lot offal2 - OFFnP (ABol inD12) (m,n) in
let offbl - OFFnP (BSol inDl) (m,n) in
let offh2 - OPFnP (BSol inD2) (m,n) in
let offb3 - OFFnP (BSol inD3) (m,n) in
let offb4 - OPFnP (BSol inD4) (m,n) in
let offb5 - OPF_P (BSel iDDS) (m,n) in
let offb6 u OFFnP (BSel inD6) (m,n) in
let offb7 - OPFnP (BSal inDT) (m,n) in
let offb8 - OPFnP (BSel inD8) (m,n) in
let offb9 u OPFnP (BSel inDg) (m,n) in


























= OFFnP (BSel inDll) (m,n) in
= OFFnP (BSel inDl2) (m,n) in




offa5 I\ off&6 I\ offa7 I\
offa8 I\ offa9 I\ offal0 I\ offal1 I\ offal2) I
offa3 /\ off&4 /\ offaS I\ offa6 I\ offa7 /\ offa8 I\
offa9 /\ offal0 /\ offall /\ offal2) I
offa4 /\ offa5 /\ offa6 /\ offa7 /\ offa8 /\ offa9 /\
offal0 /\ offall /\ offal2) I
offa5 /\ offa6 /\ offa7 /\ offa8 /\ offa9 /\ offal0 /\
offal1 /\ offal2) l
offa6 /\ offa7 /\ offa8 /\ offa9 /\ offal0 /_ offall /\
offal2) I
offa7 /\ offa8 /\ offa9 /\ offal0 /\ offal1 /\ offal2)
offa8 /\ offa9 /\ offal0 /\ offal1 /\ offal2) I
offa9 /\ offal0 /\ off&ll /\ offal2) i
offal0 /\ offal1 /\ offal2) I
(offal1 /\ offal2) I
(offal2) I T) I\
offb2 I\ offb3 I\ offb4 /\ offb5 1\ offb6 I\ offb7 /\
offb8 /\ offb9 /\ offbl0 /\ offbll /\ offbl2) I
offb3 /\ offb4 1\ offb5 /\ offb6 /\ offb7 1\ offb8 I\
offb9 /\ offbl0 /\ offbll /\ offbl2) i
offb4 /\ offb5 /\ offb6 /\ offb7 /\ offb8 /\ offb9 /\
offbl0 /\ offbll /\ offbl2) I
offb5 /\ offb6 /\ offb7 /\ offb8 /\ offb9 /\ offbl0 /\
offbll /\ offbl2) I
offb6 /\ offb7 /\ offb8 /\ offb9 /\ offbl0 /\ offbll /\
offbl2) I
offb7 /\ offb8 /\ offb9 /\ offbl0 /\ offbll /\ offbl2)
offb8 /\ offb9 /\ offbl0 /\ offbll /\ offbl2) I
offb9 /\ offbl0 /\ offbll /\ offbl2) J
offbl0 /\ offbll /\ offbl2) J
(offbll /\ offbl2) i
(offbl2) J T))"
);;
let MERGE2n GATE = new definition
('MXRGE2n_GATE',
"! (m n :hum) (inDl inD2 out :time->buan#buin)
MZRGE2n GATE (m,n) inDl inD2 out -
It:t_.
OUt t =
(((Bum2n_CP (m,n) (inI)l t) (InD2 t))
.> (ONnP (ASel(inD1 t)) (m,n)) -> (ASel(inD1 t)) I
(ONnP (ASel(inD2 t)) (m,n)) -> (ASel(inD2 t)) I Offn
I ARBN),
((Bus2n_CP (m,n) (inD1 t) (InD2 t))
-> (ONnP (BSel(inD1 t)) (m,n)) => (BSel(InD1 t)) I
(ONnP (BSel(inD2 t)) (m,n)} -> (BSel(InD2 t)) I Offn
I A_SN))"
);;
let JOIN2m_GATE = new_definltion
(,JOIN2n_GATE',
"! (m n :hum) (InDl inD2 :time->bumn#buln) (out :time->worch1#worcln) .
JOIN2n_GATE (m,n) inD1 inD2 out -
It:tJu_$.
OUt t i
(((Bum2n_CP (m,n) (inDl t) (InD2 t))
-> (ONnP (ASel(inDl t)) (m,n)) -> wordnVAL (ASeI(InD1 t)) I
(ONnP (ASel(InD2 t)) (m,n)) -> wordnVAL (ASel(inD2 t))
I wordnVAL (Offn)
I ARBN),
((Bum2n_CP (m,n) (inD1 t) (inD2 t))
.> (ONnP (BSel(inDl t)) (m,n)) => wordLnVAL (BSel(inDI t)) i




let JOINI2n_GATE = nsw_deflnition
('JOINI2n_GATE',
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"! (m n .hum) (inD1 InD2 inD3 inD4 inD5 InD6 inD7 inD8 inD9 InDl0 inDll
inDl2 ,time->bUSh#bUSh) (out ttime->wordn#wordn) .

















































(inD2 t) (inD3 t) (inD4 t) (inD5 t)
t) (InD8 t) (inD9 t) (InDl0 t) (inDll t)
(m,n)) -> wordnVAL (ASel(InDl t))
(re,n) ) => wordnVAL (ASel(inD2-t))
(re,n)) => wordnVAL (ASel(inD3 t})
(re,n) ) -> wordnVAL (ASel(InD4 t) )
(m,n)) w> wordnVAL (ASel(InD5 t))
(m,n)) => wordnVAL (ASel(inD6 t))
(m,n)) -> wordnVAL (ASel(inD7 t))
(m,n)) => wordnVAL (ASel(inD8 t))
(m,n)) -> wordnVAL (ASel(inD9 t))
) (m,n)) => wordnVAL (ASel(inD1O t))
) (m,n)) -> wordnVAL (ASel(inD11 t))

















(InD2 t) (inD3 t) (inD4 t) (inD5 t)
t) (inD8 t) (inD9 t) (inDl0 t) (inDll t)
.> worclnVAL (BSel(inD1 t)
.> wordnVAL (BSel(inD2 t)
.> wordnVAL (BSel(inD3 t)
=> wordnVAL {Bsel(inD4 t)
=> wordnVAL (BSel(inD5 t)
=> wordllVAL (BSel(i_D6 t)
z> wordLnVAL (BSel(inD7 t)
z> wordnVAL (BSel(i_D8 t)
R> wordnVAL (BSel(inD9 t)
) -> wordnVAL (BSel(inD10 t)
) => wordnVAL (BSel(inDll t)




3 PIU Design Specification
This section contains the HOL listings for the PIU design specification. Subsection 3.1 contains defini-
tions used throughout the PIU specification. Subsections 3.2-3.6 comain the specifications for the P-Port,
M-Port, R-Port, C-Port, and SU-Cont, respectively. Each of these subsections contains three theories, defin-
ing the data stuctures, the gate-level structure, and the clock-level behavior for each of the five PIU ports.
3.1 PIU-Applicable Definitions
This section contains the code for the theorypiuaux_def, containing several definitions used throughout
the PIU specification.
96 ................................................................................
File : piuaux_de f. ml
Authors (c) D.A. Fura 1992-93
Dates 1 March 1993
This file contains auxiliary definitions needed for the specification of the
FTEP PIU, an ASIC developod by the Embedded Processing Laboratory, Boeing
High Technology Center.
................................................................................ 96
eat_flag ('timing', true) 11
set_soarch_path (search_path() • [ ' lho_ae/elvia6/dfuralftap/piu/hol/lib/' ;
'/ho_ae/elvia6/dfura/hol/Library/aba_theory/"
]);;
system 'rm piuaux def.th';;
new_theory 'piuaux_def' 3 ;
loadf 'abe_theory' ; ;
new_type_abbrev('time', ":hUm"} ;1
new_typa_abbrev( 'wordn', ": (num->bool) ") ; ;
96................................................................................
Abstract data type for the SU_Cont FSM states.
................................................................................ 96
let afsm ty_Axiom -
define_type ' afam_ty_Axic_n'
'slam ty . SSTART [ SRA [ SPF i SC0I [ SC0F [ ST i SClI i
SClF l SS I SSTOP ] SCS I HN I SO';;
let ASel = new_definition
( 'ASeI',
"Ix:*#* . ASel x = FST x"
);;
let BSel - new_definition
( 'BSel ',
"Ix:*#* . BSel x = SND x"
let aig - new_definition
('sit',
"mig (mol :*->**) (signal :time->*) = (\t. (mel (mi_nal t)))"
39
let aeig = new_definition
( ' asig',
"aoig (sol :*->**#**) (signal :time->*) = (\t. _J3el (sol (signal t)))"
);;
lot bsig = now_definition
( 'bsig',
"bmlg (sol :*->**#**) (signal :t_me->') = (\t. BSel (sol (signal t)))"
)J;
let VDD = new_deflnltion
( 'VDD ° ,
"! t:tlme . VDD t = T,T"
);a
lot GND = new_definitlon
( 'GND",
#I t:time . GND t - F,P"
);a
let REP lemma = new_abstract representation 'REP'
[ ( 'Andn', "; (wordn#wordn->wordn) ") ;
( 'Orn', ": (wordn#wordn->wordn) ") ;
'Ham_Dec', ": (wordn->wordn)")
'Sam_Detl', ": (wordn->wordn) ") ;
'Ham_Dat2 ', ": (wordn#bool- >heel ) ") ;
'Ham_Eric', - ; (wor4Ln->wor_n) ") ;
'Par_Dec', "s (wordn->woran) ") ;
'Par_Det ', "z (wordn->bool) ") ;
,P ar_Enc •, "; (wordn- >wordn) ")
lot rep_ty - abe_typo_info REP_IeEma;
close_theory();a
3.2 P-Port Definitions
This section contains the theories paux_def, pblock_def, and pclock_def, defining the P-Port design.
File: p&ux_def.ml
&uther: (c) D.A. Fura 1992
Datez I0 December 1992
................................................................................
set_flag ('timing', true);Z















'pfsm_ty = PH # PAI PD';;
................................................................................










•pc_stats = PCStato wordn heel wordn heel pfmm_ty heel heel heel
boo1 heel bool heel heel worth heel bool boo1
heel heel heel • ; ;




"P_addrS (PCStato P_addr P_demtl P_be_ P wr P_fmm_mtato P_fmm_rst
P_fmm_mr_ P fern_mack P_fmm_cgnt_ P_fmm crqt_ P_fsm_hold
P fmm lock_ P_rqt P_size P_load P_down P_lock_ P_lock inh_
P_Eual@_ P_ral@_)
= P sddr"! ;
let P_dostlS = new_rocurslvo_definition
false
pc_state
• P_dost IS '
#P_dastlS (PCStats P_addr P_destl P_be_ P_wr P_fsm_mtato P_fmm_rmt
P_fsm_mrqt P_fem_sack P_fsm cgnt P fsm cry_ P_fsm hold_
P f0m lock_ P_rqt P slze P_load P_down P_lock_ P lock_i_h
P_male_ P_ralo_)
= P destl";;




"P be_s (PCState P_addr P_dsstl P_be_ P_wr P fsm state P_fsm_rst
P_fsm_mrqt P_fsm_szck P_fsm_cgnt P fsm crqt_ P_fsm_hold_
P_fsm_lock_ P_r_ Pslze P_1oad P_down P_lock_ P_lock Inh_
P_male_ P_rsle_)
= P_be_"; ;
let P wrS = now_rocurslve_dofinition
false
pc_state
• P_wr S '
#P_wrS (PCState P_addr P_destl P be P_wr P_fsRt_stato P_fsm_rst
P_fsm_ntr_ P_fsm_sack P_fsm_cgnt P_fse__cr__ P_fsm_hold_
P_fsm lock_ P rqt P slze P_load P_down P_lock P lock inh
P_male_ P_rals_)
= P_wr"; ;




#P_fsm_statoS (PCStats P_addr P_destl P be P_wr P_fsm_stato P_fs__rst
P_fm_ mrqt P_fmm_mack P_fsm_cgnt P fsm_crqt_ P_fsm hold_








-P_fsntrstS (PCState P_addr P_destl P be_ P_wr p_fmm_mtate P_fsm rat
P_fsat__r_ p_fe__eack P_fsm_cgnt_ P_fsnt_crqt P_fsm hold_
p_fsm_lock_ P_r_c P_size Plead P_down P_lock_ P_lock_inh_
p_male_ P_rale_)
i p_fsm_rst"; ; __




-p fsm_mrqtS (PCState P_addr P_destl P_be P_wr P_fsm_state P_fsm rst
p fsm mr_ p fsm sack p_fsm_cgnt_ p_fsm_crqt_ p_fem_hold_
p_fs__lock_ P_rq_ P_size P_load P_down P lock_ P_lock_inh_
p male_ P_rale_)
. p_fsm_mrqt"; ;
lot p_fem_sackS - new_recursive_definition
false
pc_state
, p_f e__sackS '
-p_fsm_sackS (PCState P_addr P_destl P_be_ P_wr p fern_state P_fmm_rst
p_fmm_mr_ p_fjm sack P_fsm_c_z_t_ P_fsm_crqt_ p_fsm hold_
p_fmm_lock_ P_rqt P_slze P_load P_down P_lock_ P_lock_inh_
P_male_ P_rale_)
i p_fsm_eack"7 ;




-p fsm_c_t_S (PCState P add/ P_destl P_be p_wr P_fsm_state p fsm_rst
p_fem._nLr_c p fern_sack p_fsm_cgnt_ P fsm_crqt_ p_fsm_hold_
p_fsm_lock_ P_rq_ P_size P_load P_down P_lock_ P_lock_inh_
P_male_ P_rale_)
p_f era_cent_"; ;
lot P_fsm_crqt_S - new recurelve definition
false
pc state
, p_f m__crqt_S '
-p_fmm_crqt_S (PCStete P_a_dz P_destl P_be_ P_wr P_fsm__state P_fsm_rst
p_fsm mr_ p_fsm_sack P_fsm_cgnt_ P_fsm_crqt_ p_fsm hol__
p fsm._lock_ P r_c P_slze P_load P_down P_lock_ P_lock_Inh_
P_male P tale_)
g P_f m__crqt_" a




-p_fsm_hold_S (PCState p_addr P_destl P be_ P_wr P_fmm_state P_fsm rst
p_fem_mrq_ p_fmm_sack p fern_cent_ p_fsm_crqt_ P lent_hold_
p_fmm_lock_ P_rqt P_size P_load P_down P_lock_ P_lock_inh_
p_male_ P_rale_)
s p_fsm hold_";;
lot p_fsm_lock_S = new_recurslvo definitlon
false
pc_state
• p_f mm_lock_S '
"P_fmm_lock_S (PCState P_add/ P demtl P_be_ P_wr p_fsm_mtato p_fmm_rst
p_fsm_mrqt p_fmn_ mack P_fsm_cgnt_ p_fmm crq__ p_fsm_hol__
p_fsm_lock P_rqt P_size P_load P_down P_lock_ P_lock inh_
p male_ P_rale_)
w p_fsm_lock_"i ;





"P_rqtS (PCState P_addr P_dzstl P_be_ P_wr P_fsm_state P_fsm_rmt
P_fgm mrqt P_fsm_sack P_fsm cgnt P_fmm_crqt_ P fsm hold
P_fmrt_1ock_ P_rqt P_mlze P_load P_down P_lock P lock_inh_
P_male_ P rale_)
m P_rqt"; ;




"P_sizeS (PCStata P_addr P_destl P be P_wr P_fmm_state P_fsm_rst
P_fsm_mrqt P_fsm sack P_fsm_cgrnt_ P_fsm crqt_ P fsm hold_
P_fsm_lock_ P_rqt P_slze P_load P_down P_lock P lock_inh
P male_ P tale_)
= P_zize"; ;




"P_loadS (PCState P_addr P_destl P be P_wr P_fsm_etate P_fJm_rat
P_fa__mrqt P fsm sack P_fmm_cgnt_ P_fmm_crqt_ P_fsm hold_
P_fzm lock_ P_rqt P_slze P_load P_down P_lock P_lock_inh_
P_male_ P_rale_ )
= Plead"; ;




"P_dow_S (PCState P_addr P_destl P be P_wr P_fsm__ztate P_fsm rat
P fern mrqt P_fma__sack P fsm_c_nt_ P_fsm_crct_ P_fsm_hold_
P fsm lock P_rqt P_size P_load P_down P_lock P_lock_inh_
P male_ P_rale_)
= P_down"; ;




"P_lock_S (PCState P_addr P_destl P be P_wr P_fam_mtate P_fsm__rst
P_fm_t_mrqt P fs__sack P_fsm_c_nt_ P_fmm_crq__ P_fsm_hold_
P_fm__lock_ P_rqt P_slze P_load P_down P_lock_ P_lock_inh
P_male_ P_rale_)
8 P lock" ; j




"P_lock_inh_S (PCStats P_addr P_destl P_be_ P_wr P_fsm_state P_fs__rst
P_fs__mrczt P_fmm_mack P_fsm__c_nt_ P fsm crqt_ P_fsm hold_
P_fsm_lock_ P_rc_t P_mlze P_load P_down P lock P_lock_inh_
P_male_ P_rale_}
= P_lock_inh_"; a




#P male_S (PCState P_addr P_demtl P be_ P_wr P_fsM_stata P_fsm_rst
P_fmm_mr_t P from mack P_fmm_cgnt_ P_fsm_crqt_ P ram_hold_
P_fsa__lock_ P rqt P_size P_load P_down P lock P_lock_inh_
P_male_ P_rale_)





-P_rale_S (PCState P_addr P_destl P be P_wr P_fem state P_fem_rst
p_fsm_mrqt p_fem_sack P_fem_cgnt_ p_fsm_crqt p_fsm hold_




prove_casee_thm (prove induction_thm pc_state) ; ;
let State_Selectors_Work = prove_thm -
(, State_selectors_Work ',
- I m,pc_state .
s = (PeSt;to (P_addrs m) (P demtlS e) (P_be S m) (P wrS e) (P_fsm_etateS s}
(p_fmm_retS 8) (p_fmm mr_S 8) (P_fmm_sackS m) (P_fsm_cgnt_S m}
(p_fmm_crq__S m) (p_fmm_hold_s m) (P_fmm_lock_S m) (P_rqtS e)
(P_sizeS s) (P_loadS m) (P_downS s) (P_lock_S s) (P_lock_inh_S e)
(p_m_le_S s) (P_rale_S s) ) ",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "m,pc_mtate" State_CASES)
THEN REWRITE_TAC [P_addrS; P_demtlS; P_be_s; P_wrS; p_fsm stateS; p_fsn__rstS;
p_fsm_mrqtS; P_fem_eackS; p_fem_cgnt_S; p_fem_crq__S;
p_fsm_hold_S; p_fsm_lock_S; P_rqtS; P_sizeS_ P_loadS;




'pc_any = PCEnv heel#heel wor_n#wordn beef#boo1 heel#heel
wordn_wordn heel#heel heel#heel wordn#wordn
heel#boo1 heel#boo1 heel#heel ' ; ;




"Rate (PCEnv Rat L_ad_in Lads_ L_den_ L_be_ L wr L_lock_ I_ad_in
I_cgnt_ I_hold_ I_srdy_)
i Rat"7 7




-L ad inE (PCEnv Rat L_ad_in L_ads_ L_den_ L_be_ L_wr L_lock I_ad_in
I_cgnt_ I_hold_ I mrdy_)
= L_ad_in" ; !




-L_ads_E (PcEnv Rat L_ed in L_ade_ L_don_ L_be_ L_wr L lock_ I_ad in
I_cgnt_ I_hold_ I_erdy_)
= L_ads_" l ;




"L_den_K (PCKnv Rat L_ed_in L_ads_ L_don_ L_be_ L_wr L_lock I_ad_in
I_cgnt_ I_hold_ I_8rdy_)
= L_den_" 7 ;




"L_be_E (PCEnv Rat L_ad_In L_ads L den_ L_be_ _
I_c_t_ I_hold I_s rdy_)
= L_be_"; ;




"L_wrE (PCEnv Rat L_ad_in L_ads_ L_den_ L be
I_cgnt_ I_hold_ I_srdy_)
= L_wr"; ;




"L_lock_E (PCEnv Rat L_ad_in L_ads_ L den_ _ _
I_cgnt I_hold Imrdy_)
= L_lock_"; j




L wr L_lock I ad in
L wr L_lock_ I_ad_in
L be L_wr L_lock_ I_ad_in
"Iad inE (PCEnv Rat L_ad_in L ads_ L_dsn L_be_ L_wr L_lock_ Iad in
I_cgnt_ I_hold_ I_srdy_)
= Iad in"; ;




"I_c_t_E (PCEnv Rat L_ad_In L ads L_den_ L he L wr L_lock Iad in
I_cgnt_ I_hold_ I_mrdy_)
= I_cgnt_"; ;




"I_hold_E (PCEnv Rat L_ad_in Lads L_den_ L_be L wr L_lock Iad in
I_cgnt_ I_hold_ I_erdy_)
- I_hold_"; l
let I_srdy_E = new_recurslve definition
false
pc_env
' I_s rdy_E '




prove_cases_the (prove induction_the pc_any) ; ;
let Env_Selectors Work = prove_thm
[ 'Env_Selectorm_Work',
| • _ pc_anY •
• = (PCEnv (Rate e) (L_ad_inE e) (L_adm_E e) (L_den E e) (L_be_E a)
(L_wrE e) (L lock_E e) {I_ad_inE e) (I_c_nt_E e) (I_hold_E e)
(I_srdy_E e) ) ",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "e:pc_env" Env CASES)
THEN REWRITE_TAC [RatE; L_ad_inE; L_ads_R; L_dan_Ej L_be_E; L_wrEj L_lock_E;
I_ad_inE; I_cgnt_E; I_hold_R; I_erdy_E]
);;
................................................................................





'pc out - PCOut busn#busn beef#heel bumn#busn busn#busn
wire#wire wire#wlre heel#boo1 bool#bool wire#wlre
wire#wire heel#boo1 heel#boo1' ; ;




"L_ad_outO (PCOut L_ad out L_ready_ I_ad_out I_be_ I_rale_ I_malo_
I_crqt_ I_cale_ I_mrdy_ I_last_ I_hlda_ I_lock_)
= L_ad_out n ; j




"L_roady_O (PCOut L_ad_out L_roady_ I_ad_out I be_ I_rals_ I_malo_
I_crqt_ I_cale_ I_mrdy_ I last_ I_hlda_ I_lock_)
= L_ready_"; ;




-I_ad_outO (pcOut L_ad__out L_ready_ I_ad_out I_be_ I_rale_ I_mala_
I_crqt_ I_cale_ I_mrdy_ I_last_ I_hlda_ i_lock_)
I_ad_out # ; ;




"I be_O (PCOut L_ad_out L_ready_ I_ad_out I_be_ I_rale_ I_malo_
I_crqt_ I_cale_ I mrdy_ Z_last_ I_hlda_ I_lock_)
I be_"; ;




"I_rals_O (PCOut L_ad_out L_roady_ I_ad_out I_be_ I_ralo_ I_3malo_
I_crqt_ I_cala_ I_mrdy_ I last_ I_hlda_ I_lock_)
= I_rale_"; ;




-I_mals_O (PCOut L_ad_out L_ready_ I_ad_out I_bs_ I_rala_ I_mals_
I_crqt_ I_cals_ I_Mrdy_ I_last_ I_hlda I_lock_)
= I_male_" ; ;




-I crq[t_O (PCOut L_ad_out L_ready_ I_ad_out I_be I_rale_ I_male_
I_cr__ I_cals_ I_mrdy_ I_last_ I_hlda_ I_lock_)
I_crqt_" p 3




"I_cala_O (PCOut L_ad_out L_ready_ I_ad_out I_bo_ I tale_ I_male_
I_cr_c_ I cala_ I_mrdy_ I_last_ I_hlda_ I_lock_)
= I_cale_"; j





"I_mrdy_O (PCOut L_ad_out L_ready_ I ad out I_be I tale I_male_
I_crqt_ I cale_ I mrdy_ I_lamt I hlda_ I_lock_)
= I_mrdy_" ; ;




"I_last_O (PCOut Lad out L_ready_ Iad out I be I tale I mall_
I_crqt_ I_cale I mrdy_ I last I hlde_ I_lock_)
= I_lest_"; ;




"I_hlde_O (PCOut Lad out L_ready_ I_ed out I be I tale_ I male_
I_cr__ I_cale_ I_mrdy_ I_lest I hlda_ I lock_)
= I_hlda_"_ ;




"I_lock_O (PCOut L ad_out L reedy_ I ad_out I be_ I tale I laale_
I_cr_t_ I_cele I mrdy_ I_last_ I hlda_ I_lock )
= I_lock ";a
let Out_CASES =
prove_camem_thm (prove_induction_thin pc_out) ; ;
let Out_Selectorm Work = prove_thin
( 'Out_Selectors_Work ',
"!pzpc out .
p - (PCOut (L_ad_outO p) (L_rsady_O p) (I_ad_outO p) (I_be_o p) (I_rale_O p)
(I_mals_O p) (I_crqt_O p) (I_cale_O p) (I_mrdy_O p} (I_last_O p)
(I hlde_O p) (I_lock_O p))",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "p,pc_out" Out CASES)
THXN REWRITE_TAC [L_ed_outO; L_ready_O; Iad outO; I_be_O; I_rale O;





Author, (c) D.A. Fura 1992
Date: 18 February 1993
This file containm the ml mource for the gate-level mpecificetion of the PIU
P-Port, an ASIC developed by the Embedded Procemsln_ Laboratory, Boeing High
Technology Center.









map new_parent ['paux_def'_'wordn--def's'array-def';'ffs- dsf's'c°unters-def']_
map load_jparent [,piueux_dof,;Ogates_dofl'l'latches_dof';'busos_def'];;
P-Port data latches.
lot Date_Latches_GATE = now_definition
(,Data_Latches_GATE',
"L (lad_in Ibo_in_ :tlme->wordn#wordn] (lwr_in on_in be sol ztimo->bool#bool)
(addr be_ ttime->wordn) (doer1 wr :tim0->bool)
(data o41t addr_out be_out_ :time->wordn#wordn)
(destl_out wr_out :tlme->bool#hool) .
Data_Latches_GATE lad_in Ibe_i__ lwr_In an_in be_eel
addr destl be_ wr
data_out addrout dostl_out be out wr_out =
! t:t_e .
(addr (t+1) =
(ASel(en_in t)) => SUBARRAY (ASel(lad_in t)) (25,0) I addr t) /\
(dastl it+l) =
(ASel(en_in t)) => ELEMXNT (ASel(lad_in t)) (31) I destl t) /\
(be (t+l) = (ASel(en_In n)) => ASel(Ibe_i___ t) i be_ t) /\
(wr (t+l) = (ASel(en_in t)) => ASel(lwr_in t) I wr t) /\
);;
(data_out t = (ASel(lad_in t), ASel(lad_in t))) /\
(let odl = MALTER ARBN (31,28) (be_ (t+l)) in
(lot o<12 = ALTER o<11 (27) (wr it+l)) in
(let od3 = ALTER od2 (26) F in
(let od4 = MALTER o d3 (25,24) (SUBARRAY (addr (t+l)) (I,0)) in
(let ads = MALTER od4 (23,0) (SUBARRAY (addr (t+l)) (25,2)) in
(adULt_out t =(odS, od5))))})) /\
(destl_out t = ((dastl (t+l)), (destl (t+l)))) /\
(be_out_ t = (((ASal(bo_sel t)) => be_ (t+l) I ABel(lbe_in_ t)) ,
((BSal(be_sel t)) => be_ it+l) I ASel(lbe_in_ t)))) /\
(wr_out t = (wr (t+l) , wr (t+l)))"
% ................................................................................
Input logic for P_rqt latch.
................................................................................ %
let Req_Inputs_GATE = new definition
('Req_Inputs_GATE',
"! (l_ads_ l_den_ reset_rqt stime->bool#bool)
(rq__inS rqt_inR rqt_inE ztime->bool#bool) .
Req__In_utm_GATE l_ads_ l_den_ reoet_rqt rqt_inS rqt_inR rqt_inE =
I t_ttma .
(rqt_inS t = [(-ASel(l_ads_ t) I\ ASel(l_den_ t)) ,
(-BSel(l_adm_ t) /\ BSel(l_den_ t)))) /\
(rqt_inR t : (ASal(reoet_rq_ t) , BSel(reset_rqt t))) /\
(rqt_inE t = ((ASel(rqt_inS t) \/ ASel(rqt_inR t)) ,
(BSel(rqt_inS t) V BSel(rqt_inR t)))) #
% ................................................................................
Input logic for P_side counter.
................................................................................ %
let Ctr_Logic_GATE = new_definition
(,Ctr_Logic_GATE',
-! (l_ed_in stime->wordn_ordn) (load_in down_in zero_cnt :time->beef#heel)
(p_sise stime->wordn) (p_load p_down .time->boo1) .
Ctr_LogicGATE 1_ad_in load in down_in zero_cnt p_slze plead p_down =
! tztime .
(p_load (t+l} = BSel(load_in t)) /\
(p_down (t+l) = Beef(down_in t)) /\
(p_slse (t+l) = (p_load t)
48
.> SUBARRAY (BSel(l_ad_in t)) (1,0)
(p_down t) => DECN 1 (p_size t) I p_slze t} /\
(ZeEo_cnt t =
((p_slze t = (p_down t) => (WORDN 1 1)
(p_slze t = (p_down t) => (WORDN 1 i)
I (WORDN 1 0)),
I (WORDN I 0))})"
);;
lot Scat_Logic_GATE m now_definltion
('Scat_Logic_GATE',
"! (p_eddr :time->words#words)
(rot fzm_astate fsm_dstate fem_hlda_ p_doetl p_wr p_rqt :timo->bool#bool)
(zero_cnt i_mrdy_ i_ad_date_out_en l_ad__out_en_ i_ral@_ :time->beef#boo1)
(i_male i crqt_ fsm_mrqt fsm_rzt fsmsack reset_rqt :time->heel#heel)
(1_reedy :time->heel#boo1)
Scat LOglc_GATE rot fsm_aatate fsm dstato fsm_hlda_ p_addr p_destl p_wr
p_rqt zero_cnt i_srdy_ i_ad_date_out_on l_ad_out on i_ralo_
i_male i crqt_ fsm_mrqt font_rmt femeack reset_rqt
l_roady =
! t:timo .
(i_ad_data_out_en t = (ASel(p_wr t) /\ ASel(fs_t_dstato t)),
(BSol(p_wr t) /\ BSel(fsm_dstate t))} /\
(l_ad out on t = ((ASel(fzm_astato t) \/
-ASol(fzm_hlda_ t} \I
ASol(fsm_dstato t} I\ ASelCp_wr t)),
(BSol(fzm_aotate t} \/
-BSel(fsm hlda_ t) \/
BSel(fmm_dstate t} /\ BSel(p_wr t)))) /\
(i_rale_ t = ((-(-ASol(p_destl t) /\




((SUBARRAY (BSeI(p addr t)) (23,22)) - (WORDN 1 3)} /\
BSol(fsm_astato t) /\
BSel(p_rqt t))))) I\
(i_male_ t = ((-(-ASol(p_destl t) /\




-((SUBARRAY (BSol(p_addr t)) (23,22)) = (WORDN 1 3)) /\
BSel(fzm_astato t) /\
BSol(p_rqt t))))) /\




(fsm_mrqt t = ((-ASol(p_destl t) /\
(-BSel(p_demtl t) /\
(fsm_rst t = (ASol(rst t), BSol(rst










I\ BSol(fsm dstate t)))) /\
(rosst_rqt t - ((ASol(rst t) \I ASol(fsm_sack t)),
(BSol(rst t) \/ BSol(fsm_sack t)))) /\
(l_ready t = {(-ASel(i_srdy_ t} /\ ASol(fsm_dstato t)),
(-BSol(i_zrdy_ t) /\ BSol(fsm_detato t))))"
);;
5 6 ................................................................................
Input logic for P_lock_ latch.
let Lock_Inputs_GATE = now_definition
('Lock_Inputs_GATE',
"! (rot fzm_dstate p_male p_rale_ :time->beef#heel)
49
(lock_ShE lock_inh_inE :timo->bool#bool) .
Lock InputJ_GATE rat fsm_dstate p_male_ p tale_ lock_ShE lock_inh_inE =
! t,time .
(lock_ShE t = (AS•l(rst t) \/ ASel(Zsm_dmtats t)),
(BS•l(rst t) \/ BSel(fsm_dmtats t))) /\
(lock_inh_inE t = (ASelirst t) \/ -_dgel(p_male_ t) V -ASslip_rale_ t)),
(BSel(rst t) \/ -BSol(p_male_ t) \/ -BSel(p_rale_ t))) "
);;
l•t FSM_GATE = new_definition
(,FSM GATE',
"! (rat_in mrqt_in sack_in cgnt_In_ crqt_in_ hold_in_ :time->heel#heel)
(lock_in_ :time->heel#heel)
(state :time->pfmm_ty}
(rat mr_c sack cgnt_ eric_ hold_ lock_ ,time->boo1)
(estate out deters_out hlda_out :tlme->bool#bool) .
FSMGATE rst_in mr_c_in sack in cgnt_in_ eric_in_ hold_in_ lock_in_
state rgt mrqt sack c_t_ eric_ hold_ lock_
amtato_out dmtate_out hlda_out_ =
! t,time .
(state (t÷l} =
(rmt t) => PAI
(stats t - PH) -> ((hold_ t) m> PA ) PH) |
(stats t = PA) =>
(((mrqt t) \/
((-crqt_ t) /\ -cgnt_ t)) => PD I
(((-hold_ t) /\ lock_ t) => PHI PA)) i
(Smack t /\ hold_ t} 8> PAI
(sack t /\ (-hold- t) /\ -lock t) => PAi
(sack t /\ (-hold- t) /\ lock t) => PHi PD)) /\
(rat it+l) = BSel(rmt in t)) /\
(mrqt it+l) = BSel (mrqt in t)) /\
(sack (t+l) = BSel(mack_in t)) /\
icgnt_ (t+l) = BSel(cgnt_in_ t)) /\
(crqt_ it+l) = B8el(crq[t_in_ t)) /\
(hold- (t+l) = BSel(hold_in_ t)) /\
(lock_ (t+l) = BSel(lock_in_ t)) /\
(estate_out t = (state (t+l) = PA) , (state (t+l) = PA)) /\
(dstata_out t = (state (t+l) = PD} , (stats it+l} = PD}) /\
(hlda_out_ t - (-(state it+l) = PB)) , (-(state (t+l) = PH)))"
);;
let PBIock_GATE = new_definition
(,PBIock_GATE',
"! (s _tim0->pc_stats) (e :t_->pc_env) (P ,time->pc_out)
PBIock_GATE s • p =
? (fsm_astate fsm_dmtate rqt_ data_out an reset_rqt :time->heel#heel)
(data_out addr_out be_out :tlme->wor_n#mrorcln)
Cad data_out ad_adklrout :tlmo->busn#buan)
(rqt_inS rqt_inR r_clnE rqtoutO ,time->Ix>el#boo1)
(zero_cnt sero_cnt l_ad-out_en_ tale_ male_ ,time->heel#heel)
(fsm_mrqt fsm_rst fsm_sack 1_ready i_cgnt lock_ShE ,time->heel#heel)
(lock_outO lock_inh_inE lock_inhoutO p_male_outO :time->heel#boo1)
(p_reli_out0 lock_outO_ dsgtlout wr_out •time->beef#heel}
(Data_Latches_GATE (sig L_ad-i_E e) (miO L_bo E •} (mS0 L wrE e) rqt_
fmm_astate (gig P_addrS 8) (sig P_destlS s)
(Big P_be_8 s) (meg P wrS s) data_out addr_out
destl_out be_out wr_out) I\
(TRXBUFn_GATE data_out data_out_an ad_data_out) I\
(TKIBOFn_GATE ackLr_out fsm__emtate ad-addr_out) /\
(JO_RGB2n_GATE (31,0) ad_data_out ad__addr_o_t (sig I_ad-out0 p)) /\
(TRIBOPn_GATE be_out (sig I_hlda_0 p) (sig I be_0 p)) I\
(Re_LInputmGATE (sig L_adm_B e) (meg L_den__B e) reset_r_c rqtinB
5O
rqt_inR rqt_inE) /\
(DSRELatB_GATE GND rqt_inS rq__inR rqt_inE (sig P_rqtS s) rqt_outQ) /\
(NOT_GATE rqt_outQ r_t_) /\
(err_Logic GATE (sig L_ad_inE e) rqt l_ready zero_ant (sig P_sizeS s)
(sig P_loadS s) (sig P_downS 8)) /\
(Scat_Logic GATE (8ig RstE e) fsm_astate fs__dstata (sig I_hlda_O p)
addr_out destl out wr_out rqt_outQ zero cnt
(mig I_srdy_E o) data_out_an 1 ad out on tale_ male_
(•i_ I_crqt 0 p) fmn_ xnE_ fsm_rmt fsm sack rosot_r_
1_ready) /\
(TRIBUF_GATE ralo_ (Big I hlda_O p) (8ig I_rals_O p)) /\ -
(TRIBUF_GATE male (Big I_hlda_O p) (sig I mals_O p)) /\
(TRIBUF GATE GND (sig I_hlda_O p} (sig I_mrdy_O p)) /\
(NOT_GATE zero_cnt zoro_cnt ) /\
(TRIBUF GATE zero cnt_ (sig I_hlda_O p) (slg I_last_O p)) /\
(NOT GATE 1_ready (sig L roady_O p}) /\
(DSELatB_GATE (gig L_lock_E e) (sig RstE s) lock_i_E (Big P_lock_S 8)
lock outQ) /\
(DSELatB_GATE (Big L lock_E @) (Big RstE o) lock i_h_illE
(Big P_lock_inh_S s) lock inh_outO) /\
(Lock_Inputs_GATE (8ig Rite e) fsm_dstate p mals_outQ p_rale_outQ
lock_inE lock_inh inE) /\
(DELatB_GATE male_ fsm_agtate (sig P_male_S s) p_male_outQ) /\
(DELatB_GATE tale_ fsm_astate (gig P_rale_S s) p_rale_outQ) I\
(NOT_GATE lock_outQ lock_outQ_} I\
(NAND2_GATE lock_outQ_ lock_inh_outQ (sig I lock_O p)) /\
(NOT_GATE (Jlg I_cgnt_B e) i_cgnt) I\
(NAND3 GATE i_cgnt fsm_astate (sig I_hold_E e) (sig I_cale_O p)) /\
(TRINBUFn_GATE (sig I_ad inE o) l_ad_out on (8ig L ad_outO p)) /\
(FSM GATE fsm rst fsm_mr_ fsm sack (sig I_cgnt E e) (sig I_crqt_O p)
(gig I_hold E e) lock outQ (slg P fsm_statoS m)
(Big P_f•m_rstS s) (sig P_fsm mrqtS s) (|ig P_fsm_mackS s)
(slg P_f•m_cgnt_S s) (sig P_fsm_cr__S m) (sig P_fsm hold_S 8)
(slg P_fsm_lock_S 8) fsm_astate fsm_dstato (sig I_hlda_O p))"
);;
let PBIock_EXP -- maya thm
( ' PBIock_EXP ',
(BETARULE
(REWRITE_RULE [EXPAND_LET_RULE Data Latches GATE;Roq._Inputs_GATE;
Ctr_Loglc_GATE; Scat_Logic_GATE _ Lock_InputsGATE; FSM GATE ;
NOT_GATE; NAND2 GATE; NAND3_GATE ; TRIBUF_GATE;
TRIBUFn_GATE I TRINBUFn_GATE; DELat B_GATE lDSELatB_GATE;





Authorz (c) D.A. Fura 1992
Date: 18 February 1992
This file contains the ml source for the clock-level 8poclficatlon of the PIU
P-Port, an ASIC developed by the Rmbodded Processing Laboratory, Boeing High
Technology Center. The bulk of this coda was translated from an M-language
simulation program uming a translator written by P.J. Windley at the
University of Idaho.
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system ,rm pclock dsf.th';
new_theory .pclock_def' ; 7
loadf 'aux_defs ' ; 7
map now_parent ['array_clef'7 'wordn_dof'7 'bUSh_clef'I;;
map load_.parent [ 'piuaux_dof ' ; 'paux_def ' ] ; ;
now_typs_a]_brov ( 'timec', ":mum") ; ;
................................................................................
Next-state definition for P-Port instruction.
................................................................................
let PC_NSP = nsw_deflnition
( 'PC_NSF ',
"! (s :pc_stats) (e ,pc onv) .
PC_NSP s s =
let new_P_fsm state =
((P_fsm_rstS s) => PAl
(P_fsm_stateS s = PH) -> ((P_fsm_hold_S s) => PAI PH) J
(P_fsut_mtats8 s = PA) =>
( ( (P_fmm_mrqtS s) \/
((-P fsm_cr_t_S s) /\ -P_fmm_cgnt_S s)) => PD i
(((-P_fsm_hold_S s) /\ P_fsm_lock_S s) => PHt PA)) J
((P_fsm_sackS m /\ P_fsm_hold S s) => PA I
(P_fmm sacks s /\ (-P_fsm_hold 8 s) /\ -P_fsm_lock_S s) -> PA i
(P_fmm._sackS m /\ (-P_fsm_hold_8 s) /\ P_fsm_lock_s s) => PHI PD))
in
let new_P_addr = ((-P_r_S s)
=> (SUBARRA¥ (ASoI(L_ad_imE e)) (25,0))
I P_addrS s) in
lot now P_destl = ((-P_rqtS m)
=_ (ELEMENT (ASol(L_ad_inE e)) (31))
I P_dostlS s) in
lot now_P_bo_ - ((-P_r_S s) n> ASol(L_bo_E e) I P_bo_S s) in
let new P_wr = ((-P_rqtS s) -> ASel(L_wrE e) J P_wr8 s) in
let now P_sizo =
((P_loadS s) => (SUBARRAY (BSel(L_ad inE e)) (1,0)) I
((P_downS s) => (DECN 1 (P_sizo8 s)) I P_sizoS m)) in
let p ale = (-BSoI(L ads_E o) I\ BSel(L_dezt_E o)) in
lot p_sack =
((P_sizeS s = ((P_downS s) => (WORDN I 1) i (WORDS 1 0))) /\
-BSel(I_srdy_E o) /\
(new_P_fsm_state = PD)) in
let new_P_rqt =
((p_ale \/ BSsI(RstE e) \/ p_sack)
=> ((p_als /\ -(BSel(RstE e) \/ p_sack)) => T I
i-p_ale /\ (BSel(RmtE e) \/ p_sack)) -> F I
(-p ale /\ -(BSsI(RstE e) \/ p_sack)) => F I AKB)
I (P_r_S s)) in
let new P_load = (-nsw_P r_) in
let new_P_down = (-BSsI(I srdy_E e) /\ (new_P_fmm_state = PD)) in
let new_P_mals_ =
((now P_fsm_state = PA)
.> -(-new P_destl /\
(-((SUBARRAY new_P_addr (25,24)) = (WORDN 1 3})) /\
(now_P_fs_l_stato - PA) /\
now_P_r_ )
J P_malo_S s) in
lot new_P_r ale .
((new P_fsm_state = PA)
-> - (-new_P_dostl /\
((SUBARRAY new_P_addr (25,24)) = (WORDN 1 3)) /\
(now_P fs,-_stat@ = PA) /\
new_P_r_ )
I P_rale_S s) in
lot new P lock_ =
(((BSel(RstE e)) \/ (new_P_fsm_stato = PD))
=> (BSeI(RstE s)) => T I BSel(L_lock_E e)





\/ -new P male_ \/ -now_P_rale_)
=> (BSmI(RmtE e)) => T I BSoI(L_Iock_E o)
I P_lock_Inh_S s) in
let now P fsm__rst = BSel(RstS o) in
let now_P_fmm_mrqt = (-new_P_demtl /\ now P_rqt) in
l•t now_P_fsm__mack - p_sack in
let now_P_fmm_cgnt_ = BSaI(I cgnt_E m) in
let now P fsm_crqt_ = (-(new P demtl /\ nsw_P_rqt)) in
let naw_P_fmm hold_ = BSol(I_hold_E e) in
let naw_P_fsmlock_ z now_P_lock in
(PCState new P addr now_P damtl now_P be_ now_P_wr now__P_fsm stats
new P fsm rat now_P_fmm_mrqt new_P_fmm_mack new P fsm__cgnt_
naw_P_fsm_crqt new P fmm hold new_P_fsmlock_ new_P_rqt new_P_mize
new P load now_P_down new Plock naw_P_lock_inh_ new P_male
now_P_rala_)"
);;
lot PC NSF _ - mave_thm
('PC_NSP_EXP',
(EXPAND_LET_RULE (REWRITE_RULE [ASsl;BSol] PC_NSF))
)3;
lot PC OF - new_deflnition
('PC_OF',
"! (s :pc_state) (e :pc_anv) .
PC OF 8 • =
lot now_P_fsn%_•tato
((P_Emm_rstS 8) => PAI
(P fsm_mtatsS m - PH) 8> ((P_fsm__hold_S s) -> PAI PH) J
(P_fsm_mtateS • :PA) ->
(((P_fmm_mrqtS 8) \/
((-P_fsm__crqt_S s) /\ -P_fsut_cgllt_S s)) -> PD I
(((-P__fmm__hOldmS m) IS P fsnk_lock_S s) z> PHI PA)) t
((P fmm_sackS s /\ P_fsm__hold__S s) -> PA J
(P_fsm_sackS m /\ (-P_fmm_hold_s s) /\ -P_fsm lock_S •) -> PAI
(P_fsm_mackS m /\ (-P fmm hold S m) /\ P fmm_lock S m) => PHI PD))
in
let naw_P_addr n ((-P rqtS m)
.> (SUBARRAY (ASel(L_ad_inE a)) (25,0))
I P addrS s) in
lot now_P_dostl = ((-P_rqtS s)
.> (ELEMENT (ASol(L_ad_inE o)) (31))
J P domtlS 8) in
let now_P_bo_ - C(-P_rqtS s) => ASol(L_bo E a) I P be S 8) in
let now P_wr = ((-P_rqtS m) => ASoI(L wrS o) I P_wrS m) in
let now_P size -
((P_loadS s) z> (SUBARRAY (BSol(L_ad_inE e)) (I,0)) I
(CP_dow_S s) -> (DECN 1 (P sizeS s)) I P_slzoS 8)) in
lot p_ala _ (-BSol(L_ad8_S a) /\ BSel(L_don_E •)) in
lot p_mack =
(CP_slzas m - ((P_downS m) m> (WORDN 1 i) l (WORDN 1 0))) /\
-BSol(I_mrdy_E o) /\
(nsw_P_fmm__mtato : PD)) in
let now_P_rqt
((p_ala \/ BSoI(RotE o) \/ p mack)
=> ((p_al• /\ -(BSol(RmtS e) \/ p_mack)) :> T I
(~p_alm /\ (BSml(RstB s) \/ p_mack)) => F I
(-p ale /\ -(BSmI(RstE o) \/ p_mack)) m> F J ARB)
] (P_rqtS m)) in
let new P load - (-new_P_rqt) in
lot new_P down - (-BS•l(I_mrdy_S a) IS (naw_P_fsm_state - PD)) in
let new__P male a
((now P fmm__mtate - PA)
-> -(-now P_damtl /S
(-((SUBARRAY nsw_P_addr (25,@4)) - (WORDN 1 3))) /\
(now_P_fsz__stata n PA) /\
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now_P_rqt )
I P_malo_S s) in
let now_P_rale_ =
((now_P_fsm_state • PA)
=> - (-now__P_demtl I\
((SUBARRAY now_P a_r C25,24)) = (WORDN 1 3)) l\
(now_P_fom_stato = PA) I\
now_P_rqt )
J P_ralo_S s) in
lot new_P_lock_ =
(((BSel(RstE e)) \/ (now P_fsm._stato = PD))
1> (BSoI(RstE o)) 1> T I BSoI(L__Iock_E o)
I P_Iock_S s) in
lot now_P_lock_iD__ =
(((BSoI(RatE e)) \/ -now P_male_ \/ -new P_rala_)
=> (BSeI(RstE e)) => T J BSeI(L_Iock_E o)
I P_lock_inh_S s) in
lot now_P_fsm_rst = BSoI(RstE o) in
lot now_P_fsm_mr_ = (-now_P_dostl /\ now_P_rqt) in
let new_P_fsm_mack = p sack in
let new_P_fmm_cgnt_ = BSoI(I cgnt_E o) in
lot new_P_fsm_crqt_ = (-(new_P dostl /\ now_P_r_)) in
lot now_P_fsm_hol__ - BSol(I_hold__E o) in
let now_P_fsm__lock_ = now P_Iock_ in
let lad_en_ =
((new_P_fsm__mtato = PA) \I
(new_P_fmm__mtate = PH) \/
((now_P_fsm_stata z PD) /\ now_P_wr)) in
lot L_ad_out n
(((-lad en_) => BUSN (ASoI(I ad_inE e)) ] Offn),
((-lad_on__) => BUSN (BSol(I_ad inE e)) I Offn)) in
lot L_ready_ = ((-(-ASel(I_srdy_E o) I\ (now P_fsm__state I PD])),
(-(-BSol(I_src__E o) /\ (new_P_fsm__stato = PD) ) ) ) in
lot od0 = ARBN in
let o¢11 = (MALTER od0 (31,28) now_P_be_) in
let od2 . (ALTER odl (27) new_P_wr) in
let od3 = (ALTER o(12 (26) F) in
let od4 = (MALTER od3 (25,24) (SUBARRAY now_P_a(_Ir (I,0))) in
let od5 n (MALTER od4 (23,0) (BUBARRAY now_P_ac_Ir (25,2))) in
let I_ad_out 8
(((new_P_wr /\ (new_P_fsm__stato I PD)) => BUSN (ASel(L_ad_inE s)) I
(new P_Zsm_mtato = PA) => BUSN o(15 I Offn),
((new_P_wr I\ (new P_fsn__stato = PD)) 1> BUSN (ASel(L_ad_inE o)) l
(new_P_fsm_stato = PA) => BUSN ads I Offn)) in
lot I_bo_ =
(((-(now P_fsm_state = PH))
=> BUSN ((now_P_Zmm_stato I PA) => now_P_bo_ J ASoI(L__bo_E o))
I Offn) ,
((-(new P_foJ__state., PH))
=> BUSN ((naw_P_fsm_mtate = PA} => now_P be_ J ABoI(L_be_E o))
I OfEn) ) in
lot tale_aurA_ - (-(-now._P_domtl /\
( (SEBARRAY new_P_addr (25,24)) = (WORDN 1 3) ) /\
(now_P_fs__state = PA) /\
(P_rqtS s) ) ) in
lot ralo_outB_ = (-(-new_P_dogtl /\
((SUBARRAY naw_P addr (25,24)) = (WORDN 1 3}) /\
(now_P_fsm__mtate = PA) /\
new_P_r_ ) ) in
let I_ralo = (( (-(now_P_fgm_mtato = PH)) => WIRE tale aurA_ J Z),
((-(new_P_fsnt_mtato = PH)) -> WIRE rale_outB_ I Z)) in
let male_aurA_ = (-(-now_P_damtl /\
(-((SUBARRAY now_P_addr (25,24)) = (WORDN I 3))) /\
(new_P_fsnt_stato = PA) /\
(P_rqtB s) ) ) in
lot male_outB_ = (-(-new_P_demtl /\
(~((SU_ARRAY now P addr (25,24)) = (WORDN 1 3))) /\
(nsw_P_fsnt_stato = PA) /\
now_P_r_) ) in
let I_nuLlo_ = ( ( (- (now_P_fsm_mtato = PH} ) => WIRE malo_olltA_ I Z),
((-(now_P_fsm_state = PH)) => WIRE malo_outB_ J Z)) in
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);;
let I_crqt_ = ((-(new P debt1 /\ (P_rqtS s))),
(-(new P dastl /\ new_P_rqt))) in
let I_cale_ z ((-(-ASal(I_cgnt_E e) /\
(new_P_fgm._stats - PA) /\




let I_mrdy_ = ((((-(new P fsm,_stata : PH)) :> LO I Z}),
(((-inaw_P_fJm_state- PH)} -> LO J Z})) in
let last out : -
(-(P_sizeS 8 - ((P_downS s) .> (WORDN 1 i) J (WORDN 1 0)))) in
let I_laet_ : (i((-(naw__P_fsDt_stata z PH)) :> WIRE last out_ I Z)),
(((~(naw P_fsm_state - PH)) :> WIRE last_out_ I Z)}) in
let I_hlda_ :((-(new P_fsm_Jtate : PH)) , (-(new P_fsm_state : PH)}) in
let I_lock_ : ((-(-(P_lock_S s) /\ (P_lock_inh_s 8))),
(-(-new_P_iock_ /\ naw_P_lock inh_) ) ) in
(PCOut L ad out L ready_ I ad_out I be I tale I male_ I_crqt I cale_
I_mrdy_ I_last_ I_hlda I lock_)"
let PC OF_EXP : 8ava_thm
('PC_OF EXP',
(EXPAND_LET_RULE (REWRITE_RULE [ASeI:BSel] PC_OF))
);;
let PC_Exec - new_definition
('PC_Exec',
"! (pci zPCI) (8 stimec->pc state) (e ztimeC->pc_env)
(t :timeC)
PC_Exec pcl s a p t - T"
);;
let PC_PrsC : new_definition
('PC_PreC',
(p ztimec->pc_out)
"! (pcl zPCI) (s ztimec->pc_state) ie ztimeC->pc_env) (P ztimeC->pc_out}
(t ztimec] .
PC_PreC pcl s • p t = T"
);;
let PC_PostC _ new_definitlon
('PC_PostC',
"I (pcl zPCI) (8 ztimec->pc_state)
(t _tlmeC) .
PC_PostC pci 8 • p t s
(8 it+l) - PC_NSF (a t] (e t))
(p t : PC_OF (8 t) (e t))"
);;
ie :timeC->pc_env) (p :timeC->pc_out)
/\
let PC_Correct _ new_definition
('PC_Correct',
"! (pci zPCI) (s ztlmeC->pc_stata)
(t ztimec) .
PC_Correct pci 8 e p t s
PC_Exec pci s • p t /\
PC PreC pci s • p t
..>
PC_PoetC pci s • p t"
);;
(e ztlmeC->pc env) (p ztimeC->pc_out)
let POSer_Correct . new_definitlon
('PCSet_Corract',
"! (m ztimeC->pc_mtata) (e ztlmeC->pc_env) (P zt4meC->pc out)
PCSet_Correct s s p : tipci:PCI) (tztimec). PC_Correct pcl s • p t"
);;
let Next_State_THM . TAC_PROOF






(o(t + 1) - PC_NSF(s t)(e t)) /\
(p t - PC_OP(e t)(* t))) -->




let P_a_r ISO - save thin
( ,P_&dctr_ISO ' ,
(DISCH_ALL
(REWRI TE_RULZ
[PC_NSF_EXP; P_acldr S ]
(SUBS_OCCS [( [2] ,UNDISCH (Next_Btate_THM)) ]
(REFL-P_addrS (s ((t_timeC) + i))"))))
);;




[ PC_NSF_EXP; P_dest IS ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_Btate_THM)) ]
(REYL "P_destlS (s ((t_timeC) + I))"))))
);;





(SUBS OCCS [([2],UNDISCH (Next_State_THM))]
(REFL "P_be_S (s ((tztlmeC) + i))"))))
);;




[PC NSF_EXP; P_wrS ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_State_THM)) ]
(REFL "P wrS (s ((tztimec) + i})"))))
);;




[PC_NSY_EXP; P_f ram_or at eS ]
(SUBS_OCCS [ ( [2] ,UNDZSCH (Next_State_THM)) ]
(REFL "P_fs1_stateS (s ((tztimeC) + i))#))))
)Ja
let P_fmm_rst_ISO - save_thin
( ' P_f mm_rmt_ISO ',
{DISCH_ALL
( REWRITE_RULE
[PC_NSF_EXP; P_ f sm_r • t S ]
(SUBS_OCCS [ ( [2 ], UNDISCH (Next_State_TI_)) ]
(REFL "P_fsm rstS (o ((tstlmeC) + I})"})})
);;
let P_fsr__mrqt_ISO - save_thin
( ' P_f s___rqt ISO',
( D I SCH_ALL
(REWRITE_RULE
[PC_NSF_EXP _ P_f sm__rqt S ]
(SUBS OCCS (([2],UNDISCH (Next State_THM))]
(REPL-P_fom_mr_B (s ((t_timeC) + I))"))))
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let P_fmm_mack_ISO = savo_thm
( 'P_f sm_mack_ISO ',
(DISCH_ALL
(REWRITE_RULE
[PC_NSF_EXP; P_f sm_m ackS ]
(SUBS_OCCS [ ( [2] UNDISCH (Noxt_Stato_THM)) )
(REFL "P_fmm_sackS (s {(t_tlmoC) + I))")}))
);;




[PC_NSF_EXP; P_fmm_cgnt S ]
{SUBS_OCCS [ ( [2] ,UNDISCH (Noxt_Stato_TRM)) ]
(REFL "P_fmm_c_nt_S (m {(t_timec) + I))"))))
);;




[ PC NSP_EXP; P_f sm_c rqt_S ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Noxt_Stato_TRM)) ]
(REFL "P from cr_t_S (s {(tztimaC) ÷ I})N))))
);;





(SUBS_OCCS [ ( [2] UNDISCH (Next_State_THM)) ]
(REFL #P fsm hold_S (s ((tztimoC) + i))"})))
);;
let P_fmm_lock ISO = reave_thin
{ 'P_f mm_lock_ISO ',
(DISCH ALL
{REWRITE_RULE
[PC. NSF SXP;P_fmm lock_S]
(SUBB_OCCS [ ( [2] UNDISCH (Next_Stato_THM)) ]
(REFL "P_fem_lock_S (s ((t:timoc) + i))"))))
);;




[PC_NSF_EXP I P_rqt S ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_State_THM)) ]
(REPL "P_r_tS (s ((tltimoC) + I))"))})
);a





(SUBS_OCCS [ ( [2] UNDISCH (Next 8tate_THM} ) |
(REPL "P_mizeS (s ((t:tlmeC) + i))'))))
);;





(SUBN_OCCS [ ( [2] UNDISCH (Next_Stato_THM)) ]
{REPL "P_loadS (m ({tztlmoC) + 1))"))))
);a
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[PC_NSF_EXP; P downS ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_Stato_THM)) ]
(REFL "P_downS (s ((tstimeC) + I))"))))
);;




[ PC_NSF EXP; P_Iock_S ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_Stato_THM)) ]
(REFL "P_lock_S (n ((t,timoc) + i))"))))
);;




[PC_NSF_EXP; P_lock inh_S ]
(SUBS OCCS [([2],UNDISCH (N@xt_Stato_THM))]
(RZFL "P_lock_inh_S (s ((tttimoC) ÷ i)}")))}
);l
let P_male IS• = save thm
( 'P_male_ISO ' ,
(DISCH_ALL
(REWRITE_RULE
[PC_NSF_EXP ; P_mal@_S ]
(SUBS OCCS [ ( [2] ,UNDIBCH (Noxt_State_THM)) ]
(REFL "P_uualo_S (e ((t_timoC) ÷ I))"})))
);;
let P ralo_IBO = save thm




(SUBS_OCCS ( ( [2] ,UNDISCH (Next_State THM) ) ]
(REFL "P_rale_S (s ((t:tlmeC) + i))"))))
);;
let Out THM = TAC_PROOF
(([], #PCSet Corroct • • p ==> (p t - PC_OF (s t) (• t))"),




(J (t + i) = PC_NSF(s t)(• t]) /\
(p t = PC_OF(s t)(• t))) ==>
(p t = PC_OF(8 t)(e t))"]
THXN EXISTS_TAC "tztime"
THEN REWRITE_TAC (ADD CLAUSES]
THEN STRIP TAC
);;




[pc OF_EXP _ L_ad_outO ]
(SUBS_OCCS [([2],UNDISCH (Out_THM))] (REFL-L_ad_outO (p (t:timeC))"))))
);J




[PC OF_EXP; L_ready_O ]
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(SUBS OCCS [([2],UNDZSCH (out THM))]
);;
let I_ad_out_ISO = save_thin




(SUBS OCCS [([2],UNDISCH (Out_THM) }]
);;




[ PC_OF_EXP; I_be_O ]
(SUBS_OCCS ([2],UNDISCH (Out TRM))]
);;





(SUBS_OCC8 ( [2 ], UNDISCH (Out_THM)) ]
);;





(SUBS_OCCS ( [2 ], UNDISCH (Out_TRM)) ]
);;





(SUBS_OCCS ( [2 ], UNDISCH (Out_THM}) ]
);;





(SUBS_OCCS ( [2 ], UNDISCH {Out_TEM) ) ]
);;




[ PC_Or_EXP; X_mrdy O]
(SUBS_OCCS ( [2] ,UNDISCH {out_TSM) ) ]
);;




[PC_OF EXP;I last O]
(SUSS_OCCS [ ( (2] ,UNDXSCH (Out_TSM)) ]





(REFL "L ready O (p (t_timeC))"))))
(REFL "Iad outO (p (t:timeC))"))))
(REFL "I_be_O (p (t:timeC))"))))
(REFL "I tale 0 (p (t_timec)}"))))
(REPL "I_male_O (p (t_timeC)}"))))
(REPL "I_crqt_O (p (t:timec))"))))
(1%EFL "I_cale_O (p (t:timeC))"))))
(REFL "I_mrdy_O (p (t_timec))-))))
(REFL "I_last_O (p (t:timeC))"))))
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(8UB8_OCC8 [{[2],UNDISCH {Out_THM))] (REFL "I_hlda_O (p {t:timsC))")}))
)I;









This section contains the theories maux_def, mblock_def, and mclock_def, defining the M-Port design.
% ................................................................................
File: maux_def.ml
Author: (c) D.A. Fura 1992-93
set_flag ('timing', true];;






now_type ah_rov ('time', ":hum');;
now_type ahbrov (,wordn', -:(nuz->bool)");;
new_type abbrov ('bush', ":(num->wlre)');;
................................................................................




'mfsm t¥ = MI e NA I _ 0 _ S _ S _W',;
% ................................................................................










,me state = MCState m£sm_ty heel heel ]_oI 5ool heel heel heel heel
heel heel wordnwordnwordn bool bool heel
6O
worchl words' ; ;




"M_fsn__statsS (MCStats M_fsm grate M_fsn__mals_ M_fsut_rd M_fem_bw M_fsm_ww
M_fsm last_ M_fsm_mrdy_ M_fem_zero cnt M_fsm_rst M_se M_wr
M_addr M_ha M_count M_rdy M wwdal M_parity M_rd_data Mdetect)
: M_fem 8tats";;
let M_fem_male_S - new_recureive_definitlon
false
mc_etats
' M_f sz%_Male_S '
"M_fsm mals_S (MCStats M_fJm_state M_fsm_male_ M_fem rd M fsm bw M_fsm_ww
M_fsm_last_ M_fsm_mrdy_ M_fsm__zero cnt M_fsm_rst M se M wr
M_addr M_be M count M_rdy M_wwdsl M___arlty M rd data M_detect)
= M_fsm_mals "; ;




"M_fgm_rdS (MCStats M_fsm_state M_fsm_male_ M_fem_rd M_fem_bw M fsm ww
M_fsm_laet_ M_fsm tardy_ M_fsm_zsro_cnt M_fem_rst M_ss M_wr
M addr M_be M_count M_rdy M_wwdsl M_parity M rd data M detect)
: M_f 8m_rd" ; ;




"M_fsm_bwS (MCStata M fg:__state M fg__male M fsm_rd M fsm_bw M_fsm_ww
M_fsm last M fern_tardy_ M fgm_zsro_cnt M fsm_rst M_ss M wr
M addr M_be M_co_t_t M_rdy M_wwdsl M_.parity M rd data M_detect)
= M_fsat_bw"; ;




-M_fsm_wws (MCStats M fern_stats M_fem_male M_fem_rd M fsm_bw M_fsm_ww
M_fsm_last_ M_fsm_mr(ty_ M_fsm_zero_cnt M_fsm_rst M ss M_wr
M_addr M_be M count M_rdy M_wwdal M__Darity M_rd_data M_detect)
: M fSat_wW";;




"M_fsm last S (MCStato M_feza_stato M_fsm_malo M fsm rd M_fgm bw M_fsm_ww
M_fe__last M fgm tardy_ M_fsm_zoro_cnt M fem_rst M_so M_wr
M addr M_be M_count M_rdy M_wwdsl M__arity M rd_data M_dstoct)
n M_fsm_last_"_ ;




"M_fsmJmrdy_s (MCStato M_fsm__stato M_fem__malo_ M_fe__rd M_fezA_bw M fsm_ww
M fsm last_ M_fsm__mrdy_ M_fsm_zero_cnt M_fem_rst )(_so M_wr
M_addr M_be M_count M_rdy M_wwdol M__Darity M rd data M_dstect)
: M_fsm tardy_"; ;
let M fem zoro_cntS - now_rocureivo_dofinition
false
mc_etato
'M f sm_zoro cntS'
"M_fsm_zero cntS (MCStats M_fsm state M fsmJnale_ M fsm_rd M_fem bw M fsm_ww
M_fgm_last_ M_fsm_mrdy_ M_fsm ssro_cnt M_fsm_ret M ss M wr
M_addr M_be M_couDt M_rdy M wwdal M__Darity M_rd_data M_detect)
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= M_fsm_zoro cnt";_'




=M_fsm rJtS (MCStata M fsm_state M_fsm_malo_ M fsm rd M_fgm bw M_fsm_ww
M_fsm last_ M_fsm_mrdy_ M_fmm_zaro_cnt M_fsm_rmt M_me M_wr
M_addr M_be M_count M_rdy M_wwdol H__parity M_rd data M_detect)
= M_fsm_rmt"; I




=H_soS (M_Stato M feb_state M_fsm_malo_ M_fsm_rd M_fsm_bw M_fsm_ww
M_fmm_last_ M_fsm_mr_y_ M fsm_zero_cnt M_fsm_rst H ms M_wr
M_addr H be M_co_t M_rdy M_wwdol H_parity M_rd data M_detect)
= H_8o" ; ;




=MwrS (MCStato M_fs__stato M_fsm_malo_ M_fsm_rd M_fsm_bw M_fs__ww
M_fsm_last_ M_fsm mrdy_ M_fsm_sero_cnt M_fsm_rst M_se M wr
M_addr M_be M count M_rdy M wwdel M_parlty M rd_data M_aotect)
= M_wr"; ;




"M_addLrS [MCStats M_fsm_state M fg__male_ M_fsm rd M_fsm bw M_fsm_ww
M_fmm_lamt M_fmm_mrdy_ M_fmm_zero_ant M fsm_rmt Mme X_wr
M_addr M_be M_count M rdy M_wwdsl H_parity M_rd_data M_detect)
= M_addr" ; I




"MbaS (MCState M fsm_Itate M_fim__le_ M_fsm_rd M_fIm_bw M_fsRtww
M fie_last_ M fsm_mrdy_ M_fim__sero_cnt M_fsm_rit M_Ie M wr
M_addr M_be M_count M_zdy M wwdsl M_.parity M_rd_data M_detect)
= H_be" ; 1




"H_countS (MCState M_fsm_stato M_fgm_male_ M_fsm_rd M fgm_bw M_fsm_ww
M_fmm_last_ M_fsm_mr_y_ M_fsm_soro_cnt M fsm_rst M_so M wr
M_addr )(be M_co_u_t M_rdy M_wwdol M_parity M_rd_data M_detect)
: M_co_u_t#; ;




"M_rdyS (MCState M_fsm_state M_fsm_male_ M_fsm_rd M_fsm bw M_fsm_ww
M_fsnt.last_ M_fgm mrdy_ M fsm_zaro_cnt M fsm_rst M_se M_wr
M_addr M_be M_count M_rdy M_wwdsl M__parity M_rd data M_detect)
= M_rdy" ; ;
let M wwdelS = new_recursive_definition
false
me_state
' M_wwde lS '
"M_wwclelS (MCState M_fsm_state M fgm_male_ M fsm_rcl M_fsm_bw M_fsm_w
M_fgm_last_ M_f,m_mrdy_ M_fsm_sero_cnt M_fsm_rst M_se M_wr
__addr H_be M_co_u_t M_rdy M wwdsl H_parity M_rd_data M_detect)
62
= M_wwdal"; ;




"M_parltyS (MCState M fem_etato M_fmm ale_ M_fem_rd M_fsm_bw M_fsm ww
M_fem_laet_ M_fsm mrdy_ M_fm_Lzaro_cnt M_fmm_rst M_n$ M_wr
M_addr M_be M_cou_t M_rdy M_wwdal M_parity M rd data M_detect)
-- M_parity" ; ;




"M rd dataS (MCState M_fsm__state M_fm__m_le M fsmrd M_fsm_bw M_fsm_ww
M_fmm_last M fsmk_nurdy_ M_fsm_zero_cnt M fern_rat M_mm M_wr
M_addr M_be M_cou_t M_rdy M_wwdel M_parity M_rd_data M_detect)
= M rd data";;




"M_detectS (MCState M_fem_mtate M_fmm_mAle_ M_fank_rd M_fsmt_bw M_fsm_ww
M_fsm__laet_ M fsm mrdy_ M_fsm_zero_cnt M fern rat M_me M wr
M_addr M_be M_count M_rdy M_wwdel M_parlty M rd data M_detect)
- M_detect"; ;
lot State_CASES -
prove_cameo_the (prove_induction_the mc state) ; ;
let State_Selectors_Work -- prove_thm
( ' State_selectors_Work ',
"! s:mc_stato .
m - (MCState (M_fmmLstataS s) (M_fe__mal0_S s) (M_fs_k_rdS e) (M_fmm_bwS s)
(M_fmm_wwS e) (M_fsm_lamt_S s) (M_fez%_mrdy_S s)
(M_fmm_zoro_cnt8 s) (M_fsm ratS m) (M_moS e) (M wrS m)
(M addrS n) (M_boS m) (M_countS s) (M_rdyS s) (bLwwdolS s)
(M_parityS m) (M_rd_dataS e) (M_dotectS s))',
GEN TAC
THEN STRUCT_CASES_TAC (SPEC "s :mc_mtato" State_CASES)
THXN REWRITE_TAC [M frank_stateS; M_fmm_malo_S; M_fsm_rdS; M_fmm_bwS;
M_fmm__wwS; M_fsm,_lamt_S; M_fmm_mxdy_S; M_fsm_zoro_cntS;
M_fenk_rstS; M see; M_wrS; M_addrS; M_baS; M_countS;




'mc_env = MCEnv heel#heel beef#heel heel#boo1 words#words
bool#bool Meal#boo1 bool#bool bool#bool
heel#heel wordn#wordn heel#boo1 words#words bool#bool
bool#bool ' ; ;




"Rate (MCEnv Rot Dlsable_ooprom Disable_writes Iad in I_muLle_
I_ralm_ I_calm_ I_hlda_ I last I be I mrdy_ MB data_in
Edac en Reset_parity)
• Rat" ; ;





"DAm_io_eepromE (MCEnv Rmt Dlsable_oeprom Disable writs0 I_ad_in I_male_
I_rale_ I_calo I_hlda I_last_ I be I_mrdy_ MB_data_in
Eclat_on_ Reset_parity]
,= Disable_captain'; ;




"Disable_writemE (MCEnv Rst Disablo_osprom Disabls_wrltos I_ad_in I male_
I_ralo_ I_cale_ I_hlda_ I_la.t_ I_bo_ I_mrdy_ MB_dat&_in
Edac on_ Romot__parity)
= Dimablo_writos'; ;
lot I_ad_i_ - now_roc_rslve_dsfinltlon
false
me_any
• I_ad inE '
"Iad inE (MCEnv Rmt Disablo_eoprom Disablo_writom I_ad in I_malo_
I_rale_ I_calo_ I_hlda_ I_last_ I_bo_ I_mrdy_ MB data_in
Bdac_en_ Rosot__arity)
a I_ad_in" l ;




"I_mals E (MCEnv Rmt Disable osprom Dimablo_writsm I ad_in I_malo_
I_ralo_ I_calo_ I_hlda_ I_last_ I_be_ I_mrdy_ MB_data_in
Edac sz__ Romot_Darity}
= I male_";;




"I_rala_E (MCBnv Rst Dimablo_ssprom Dimablo_writos I_a__in I_male_
I_ralo_ I_calo_ I_hlda_ I last_ I_bo I_mrdy_ MB_clata_In
Edit_on_ Rasot__I)arlty)
= I_rale_"_ ;
lot I_calo_E - now_rocurmive_dofi_Itlon
falmo
' I_cale E '
"I_cals_E (MCEnv Rst Disabls_ooprOm Disable writom I_ad_in I_malo_
I_rale_ I_cala_ I_hlda_ z_last_ I be I mrdy_ MB_data in
Eclat_on_ Rarest_parity)
•, I calo_";;




"I_hlda_E (MCEnv Rst Dimablo_soprc r" Disable_writes I_ad_in I_malo_
I_ralo_ I_oale_ I_hlaa_ Z_last_ I_be_ I_mrdy_ MB_data_in
Edac_en_ Risot__Darity)
= I_hlda_'_ ;
let I_last_E - now_rscurmlvo_dofinitlon
false
mc any
• I_las t E o
"I_last_E (MCEnv Rst Dlsabls_aoprom Disablo_writom I ad_In i_malo_
I_rale_ I calo_ I_hlda_ I_lamt_ I_be_ I_mrdy_ MB_data_in
Edac_on_ Reset_parity)
= I_last_"; ;




"I be E (MCEnv Rst Disable_eeprom Disable_writes I ad in I_male_
I_rale_ I cale I hlda I_last I be_ I_mrdy_ MB_data_in
Edac_en_ Re sot__parity)
= I_be_"; ;




"I_mrdy_E (MCEnv Rst Disable_eeprom Disable_writes I_ad in I_male_
I_rale_ I_calm_ I hlda I_last I be I mrdy_ MB_d&ti_in
Edac_an Reset_parity)
= I tardy_"; ;
let MB_data_inR - new_recursive_definition
false
__env
'MB dat a inE'
"MB_data_inE (MCEnv Rst Disable_eeprom Disablewrites I_ad in I_male
I_rale I cale_ I_hlda_ I_last I be I tardy_ MB_data_In
Edac an Reset parity)
-- MB data in";;




"Edac en_E (MCEnv Rst Disabla_aaprom Disable_writes I_ad_in I_male_
I rala_ I_cale_ I_hlda I last I_be I_mrdl,_ MB data_In
Edac en Reset_parity)
= Edac_exl_" ; ;




"Reset__parityE (MCEnv Rst Disable_eeprc_n Disable_writes I_ad_in I male_
I_rala_ I cale_ I hlda I last_ I be_ I tardy_ MB data_in
Edac_an_ Reset_parity)
- Reset_parity"; 3
let Env CASES -
prove_caeesthm (prove_induction_thmmc_env);;
let Env Selectors_Work - prove thm
('Env_Selectors_Work',
N! e:mc_e_v .
• - (MCEnv (RstE e) (Dimable_eopromE e) (Disablo_writesE o) (I_ad_inE o)
(I male_E e) (I_ralo_E a) (I cale_E e) (I hlda_E e) (I_last_E e)
(I_bo_E e) (I_mrdy_E e) (MB_data_inE e)
(Edac_an_E e) (Resat__parityE e))",
GEN_TAC
THEN STRUCT CASES_TAC (SPEC "o:mc onv" Env CASES)
THEN REWRITE_TAC [RstE; Disablo_aepromE; Disable_writesE; I_adinE;
I_male_E; I tale E; I_calo_E; I_hlda_E; I_last E; I_be_z;
I mrdy_E; MB_data_inE; Edac_on_E; Reset__parityE]
let mc_out m
definl type 'mc_out'
Jmc_out = MCOut bums#bums wire#wire words#words bums#bums
bool#bool heel#heel heel#heel bool#bool bool#bool';;




"Iad autO (MCOut Iad out I mrdy_ MB_addr MB_data_out MB_cB eeprom
65
MB_cs_mran__ MB_WO_ MB_oo_ }(B_parlty)
= I_ad_out"; t
let I_srdy_O = now rscursive_dofinitlon
false
_c_out
'I srdy 0 °
NI_srdy_O (MCOut I_ad_out I sr_y_ MB_addr MB data_out MB cs_saprom_
MB_cs_sram_ MB_wo_ MB_oe_ MB__perity)
= I_srdy_"; ;




"M3_adctrO (MCOut I ad_out I_srdy_ MB_addr MB_data_out MB_cs copras_
MB_cs_iram MBwo_ MB_oo MB__parlty)
,, __addr"; ;
let MB data_autO = nsw_rocursive dsfinltion
false
mc out
'MB_dat a_out 0 •
"MB data autO (MCOut I_ad_out l_srdy_ MB addr MB_data out MB cs_ooprom_
MB cs_sram_ MB_ws_ MB_oe_ MB_parlty)
= MB_deta_out"7 ;
let MB_cs_oopro__O = now recurslvo_definitlon
false
mc_out
•MB_¢ • • epro__O"
-MB_cs_oopro_ 0 (MCOut I_ad out I_irdy_ MB_adctr MB_data out MB_cs_eeprcGn_
MB_om_mram_ MB. we_ MB_oo_ MB_parlty)
. _ cs_eoprot__'i 7
let MB_c• sram_o - new rocurgiv0_daflnition
false
me_out
,MB_" 8_S E_Et_O '
"MB cs_sram_o (McOut I_ad_out I_srdy_ MB_addr MB_data_out MB_C• eeprom_
MB_cs_iram_ MBwo_ MBoe }(B_.parity)
8 MB cm ira•_#; ;
lot MB we_O : now_rocursivo deflnitlon
false
me_out
M_ we 0 °
#MB we_O (MCOut I_ad_out I_srd__ MB_addr MB_data_out MB_ci_eepro__
C8 irS__ ___W@ _ O0 MB_parity)




"MB oe_O (MCOut I_ad_out I irdy_ MB_addr MB_data_out MB ci_seprom
MB_cs_sraw_ MB_we_ __oe_ MB_.parlty)
I __Oe_ m ; ;




HMB_parltyO (MCOut I_ad_out I_•rdy_ __addr MB data_out MB c•_eaprom_
MB_cs_sram_ MBwe_ MB_oe_ MB_parlty)
= MB_parity # ; ;
let OUt_CASES =
prove_casoo_thm (provs_inductlon_thm mc out) ; ;
lot OUt_Selectors_Work = prove_ibm
( ' Out_Selectors_Work ',
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N! ptmc out .
p = (MCOut (I_ad outO p) (I_srdy_O p) (MB addrO p} (MB_data_outO p)
(_ am ooprom_O p) (MB_c8 8ram 0 p) (MB_wo_o p) {MB_oo_O p)
(KB_parltlnO p) ) ",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC Np*mc_out" OUt_CAS2S)
THEN REWRITE_TAC [I_ad outS; I srdy_O; MB_addro; MB_data_outO;
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map new_parent ['maux_dof';'wordn dof';'array_def';'ioss oq,];;
map load_parent ['piuaux def';'gatem_defl'7'latchem_def';'ffs_def']7;




let SE_LogicGATE - now_definition
['SE_Logic_GATE',
N! (i_ad ,timo->wordn#wordn)
(male mem_onablo cs_o cs_s_ _timo->bool#bool)
(M_so ztime->bool) .
SB_Logic_GATE i_ad male mere_enable M_me cs_o cs s =
I t_timo .
(M_se (t+l) =
{BSel(male t)) -> (ELEMENT (BSel(i_ad t}) (23)} I M_me t] /\
(cs_e_ t . ((-ASsl(ment_enable t) \/ M_me t},
(-BSsl(mem enable t) \/ M_so (t+l)))) I\
(cS_m_ t = [(-ASel(mem enable t) \/ -M SO t),






lot WR_Logic_GATE .. new_definition
(, WR_Logic_GATE ',
", (i_ad ztimo->wora"#wor dn)
(male mare_enable wr rdmem wr_mem :time->heel#heel)
(M_wr Itime->bool) •
WR_LOglc_GATE i_ad male mere_enable M_wr wr rd_mem wr_mom =
, tztimo .
(Mwr (t+l)
(BSel(malo t)) => (ELEMENT (BSel(i_ad t)) (27)) I M_wr t) I\
(wr t = (M_wr t, M_wr (t+1))) I\
(rd_mom t - ((ASol(mam_onable t) /\ -M_wr t),
(BSel(mem enable t) /\ -M_wr (t+l)))) /\
(wr_mem t : (eASel(mere_enable t) /\ M_WI t),
(BSol(mmm_onable t) I\ M_wr (t÷l)) ) ) "
);;
let Addr_Ctr_GATE - new_definition
(, Addr_Ct r_GATE ',
"I (i_ad addz_out : time->wordn#wordn)
(male r4ty stimo->bool#bool)
(M_a4klr I tlmo->wordn)
Addr_CtE_GATE i_&d male ;dy M_addr addr_out =
! t:t_ .
(M_a4klr (t+1) =
(Beef(male t)) => (SDI_RRAY (BSel(i_ad t)) (18,0)) I
(Bsol(rdy t)) => (INCN 18 (M_addr t)) I M_a_klr t) /\
(addr_out t =
(((ASel(rdy t)) => (INCN 18 (M_addr t)) I M_addx t),
((BSol(rdy t)) => (INCN 18 (M_addr t)) I M_addr t)))"
);;
9& ................................................................................
Byte enable logic. .......... %
.......................................................................
let BE_Logic_GATE = new_deflnltion
(, BE_Logic_GATZ',
-! (i_be_ be_out :time->wordn#wordn)
(male tardy wr__ ww bw ztime->bool#bool)
(M_be :tlmo->wor am )
BE_Loglc_GATE i_be_ male sr4_ wrmom M_be be_out ww bw =
! tztime .
(M_be (t+1) =
(Bselimale t) \I BSel(erdy t))
.> (NOTN 3 (BSel(i__be_ t))) J (M_b@ t)) /\
(be_out t = (M_be t, M_be t)) /\
(ww t = ((ASel(wr_mem t) 1\ (M_be t = (WORDN 3 15))),
(BSel(wr_mom t] /\ (M be (t+l) = (WORDN 3 15))))) /\
(bw t = ((ASel(wr_mom t) I\ -(M_be t = (WORDN 3 IS))),
(BSel(wr_mem t) /\ -(M_be (t÷l) = (WORDN 3 15))))) #
);;
let Rdy_Logic_GATE = new definition
(, _y_Logic_GATE ',
"l (write read zero_cnt wr_mom rdy :time->boot#heel) •
RdM_Logic_GATE write read zero_cnt wr_mem rdy =
I tltime .
rdy t = (((Uel[writo t) /\ ASel(zoro_cnt t)) \/
(ASel(read t) /\ ASel(zero_cnt t) /\ -ASel(wr mem t))),
((BSel(writ@ t} /k BSel(zero_cnt t)) \/
(Beef(read t) /\ BSel(zero_cnt t) /\ -Bsel(wr mom t))))"
);;
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let Ctr_Logic_GATE = new definition
('Ctr_Logic_GATE',
#! (dn id in zero_cnt :time->bool#bool)
(M count Itime->wordn) .
Ctr Logic_GATE in dn Id M_count zero_cnt w
I t:time .
(M_count (t+l) =
BSel(id t} => (BSal(In t) => (WORDN 1 l) J (WORDN 1 2))
BSel(d_ t) => (DECN 1 (M_count t)) i (M_count t)) /\
);;
(zero_cnt t = ((M_count t . (ASel(dn t) -> (WORDN 1 1)
(M_count t = (BSel(dn t) => (WORDN i I)
I
i (WORN _ O)>),
I (WORN _ O)))))"
let Enable_Logic_GATE - new_definition
('Enable Logic_GATE',
"! (cm_eeprom_ rd_mem addremm read write byte_write wwdal :time->bool#bool)
(disable_eeprom disable writem oo odac_le we_ :time->bool#bool)
(mbwr_en_ .time->heel#heel) .
EnableLogic_GATE cs_eoprom rd mem addresm read write byte_write wwdel
dimable_ooprom dimablo_writem oe odac_le we_ mb wren
! t:timo .
(oe t = ((-((ASel(rd_mem t) /\ ASel(addrems t)) \/ ASel(read t))),
(-((BSel(rd mem t) /\ BSel(addrams t)) \/ BSel(read t))))) /S
(we_ t - ((-((ASal(cm_eeprom_ t) \/ -ASel(disable_eeprom t)) /\
-ASel(disable_writes t) /\
(ASel(byte_write t) \/ ASel(write t) \/ ASel(wwdel t)))),
(-((BSal(cs_eeprom__ t) \/ -BSol(disable eeprom t)) I\
-BSol(disable_writem t) /\
);;
(BSal(byte_write t) \/ BSel(writa t) V BSel(wwdel t)))))) I\
(edac_le t m (ASel(read t), BSel(read t))) /\
(mb_wr_en t = ((-ASel(write t)), -BSel(write t)))"
Generation logic for I_mrdy .
let Srdy_Logic_GATE m new_definltion
('Srdy_Logic_GATE',
N! (_rr rdy rdy_outQ mrdy_ :tJJne->kx>ol#kx_ol) .
Sr__Logic_GATE wr rdy rdy_outQ 8rdy_ -
t t:time .
mrdy_ t m ((-((ASel(rdy_out0 t) /\ ~ASel(wr t)) \/
(ASel(rdy t) /\ ASel(wr t)))),
(-((BSel(rdy_out0 t) I\ -BSel(wr t)) \I
(BSel(rdy t) /\ BSel(wr t)))))"
);;
let EDAC_Decode_Logic_GATE . new__definition
('EDAC_Docode_Logic_GATE',
"! (rap .*REP_ty)
(mbdatain data_out detect_out :tium->wordn#worcLn)
(edac_en .time->heel#boo1) .
EDAC_Decode_Logic_GATE rap mb_data_in edac_an data out detect out m
! t:t_ .
(data_out t =
((ASel[edac_en t) => (Ham_Dec rap (ASel(mb_data_in t)))
I _el(mb_data_in t)),
(BSel(edac_en t) => (Ham__Dec rap (BSel(mb data_in t)))




((ASol(odac_en t) => (Ham Detl rep (ASol(mb_doto_in t)))
I (WORDN 3 0)),
(BSel(edoc_en t) -> (Hant_Dotl rop (BSel(mb_dota_in t)))
I (WORDN 3 0))))"
lot Rood_Latches_GATE - now_definition
(,Reed_Latches_GATZ',
-! (rop1^REP_ty)
(doto_inD dotoct_inD m_dotooutQ _time->worcLn_wordn)
(odacon odaclo dotoct_inE m_dotect_outQ :timo->bool#bool}
(M_rddato M_detect :time->wordn) .
Roed_Latchom_GATE top data_inD odac_on odac_le dotoct_inD detect_inE
M_rd_dato M_dotoct m_deto_outQ m detoct_outQ -
! t:timo .
(M_rd_dota (t*l) =
BSel(edec_le t) -, (BSol(data_inD t)) I (M_rd data t)) /\
(M_dotoct (t+l) -
BSol(detoct_inE t) => (BSol(detoct_inD t)) i (M_detect t)) /\
(m__data_outQ t - (M_rd_data t, M_rd_data t)) /\
(m_detoct_outQ t -
((Heun_Det2 top (M_detect t, ABel(edac_en t))),
(Ham_Dot2 top (M detect it+l), BSel(edoc_on t)})))"
)sl
let Dotect_EnabloLogic_GATE = new_definition
(,Detect_Enable_Logic_GATE',
"! (odoc_on rd_mJm dotoct_i_ :time->heel#heel)
Detect_Enable_Logic_GATE edec_en rd_memdetect_inE -
! tttlmo .
detoct_inE t =
C((ASo1(odoc_en t) I\ ASol(rd mem t)) V -ASel(rd_mem t)),
((BSel(odac_en t) /\ BSol(rd_mem t)) \/ -BSel(rd_mem t)))"
);;
let Mux_Out_Logic_GATE - new_definitlon
( ,Mux_Out_Logic_GATE ',
-! (nt_det&_outQ i_ad be mb_dato_out .time->wordn_wordn) •






( (EL]INENT (ASel(bo t) } (0))
., (SUBARRAY (ASol(i_od t)) (7,0))





((ELZXZNT (ASoI(be t)) (I))
._ {SD_ERRAY (ASol(i_od t)) (1S,8))





((ELEMENT (ASol(bo t)) (2))
7O
=> (SUBRRR_Y (ASoI(i ad t)) (23,16)}





((ELEMXNT (ASel(be t)) (3))
=> (SUBARRAY [ASel(i_ad t)) (31,24))





((ELEMENT (BSol(ba t)) (0))
=> (SUBARRAY (BSol(i_ad t)) (7,0))





((ELEMENT (BSel(be t)) (1))
=> (SUBARRAY (BSel(i_ad t)) (15,8))





((ELEMENT (BSoI(ba t)) (2))
-> (SUBARRAY (BSel(i ad t)) (23,16)}





((ELEMENT (BSol(bo t)) (3))
-> (SUBARRAY (BSel(i ad t)) (31,24))
I (SUBARRAY (BSel(m data outQ t)) (31,24)))) in
(rob_data_out t = (od4A, oddB))"
);;
let Enc_Out_Logic_GATE - new_detinitlon
('Enc_OutLoglc_GATE'0
"! (rap _^REP ty)
(mb data out mb adata_out ztima->wordn_wordn) .
Enc_Out_Loglc_GATE rap mb data_out mb edata_out -
! tztime .
__adata_out t =
((Hau__Enc rap (ASel(mb_data_out t)))i
(Ham_Enc rap (BSel(mb_data_out t})))"
);;
let Memparity_In_Logic_GATR = new_definltlon
('MeH_arlty_In_Loglc_GATE',
"! (8rdy memenable detect_autO rat reset_parlty :tlmo->bool#bool)
(me_arity_i_ mel_)arity_inR ma_arltylnX ztime->bool#bool)
Mem_arlty_In_Loglc_GATE 8rdymem_enabla detoct_outQ rst reset_parity
meJ_parity_InS me_arity_IDR mem_arity_izLE =
! tztimo .
(memparity_inS t -
((ASel(sray t) /\ ASel(mem_enabla t) /\ ASal (detect_outQ t)),
(BSel(srdy t) /\ BSal(mem_enablo t) /\ BSel (detect_out0 t)))) /\
(mam_arity inR t -
((ASel(re,et__parity t) \/ ASel(rst t)),




( (ASsl(mem_arity_inS t) \/ ASol(memparity_inR t) ),
(BSsl(m_m_)arity_inS t) \/ BSel(m_mparity_inR t) ) ) )"
let FSM_GATE = new_definitlon
('FSM GATE',
"! (male_in_ rd_in bw_in ww_in last_in_ :time->heel#boo1)
(mrdy_in_ zoro_cnt_in rstin :time->heel#heel)
(state :time->mfsm_ty)
(male_ rd bw ww last_ mrdy_ zoro_cnt rst ttimo->bool)
(address_out read_out write_out :tim_->bool#bool)
(byts_writaout mjm_enablo_out :time->heel#heel) •
FSM_GATE male_in_ rd_in bw_in ww_In last_in_ mrdy_in_ zsro_cnt_In rst_in
mtate mals_ rd bw ww last mrdy_ zoro_cnt rmt
address_out read_out write out byte_write_out mJm_onablo_out =
I t:timo.
(state (t+l) -
(rmt t) -> MI I
(state t = MI) -> ((-male_ t) -> MA I MI) I
(state t - MA) =>
(((-mrd¥_ t) /\ ww t) -> sw I
((-mrdy_ t) /\ (rd t \/ bw t)) => MR I MA) I
(state t - MR) ->
((bw t /\ zero cnt t) => MRW [
(last_ t I\ rd t I\ zozo_cnt t) => MA l
((-last_ t) I\ rd t /\ zero_cnt t) -> MRR I MR) I
(state t - MRR) -> NI I
(state t - MW) ->
((zsro_cnt t I\ -last_ t) -> MI i
(Bero_cnt t I\ last_ t) -> MA J MW) I MW) I\
(_1o_ (t+l) - BSel(_alo_In_ t}) /\
(rd (t÷l) - BSol(rd_In t)) I\
(k_w (t+l) = BSel(bw_in t)) /\
(ww (t+l) - BSel(ww_In t)) I\
(last_ (t÷l) - BSal(lamt_izk_ t)) /\
(mrdy_ (t+l) - BSol(mrdy_in_ t)) I\
(sero_cnt (t÷l) . BSol(sero_cnt_in t}) I\
(rmt (t÷l) - BSel(rmt_in t)) I\
);;
(a_emm_out t - ((state (t+l) = _), (state (t+l) = _))) I\
(read_out t - ((state (t+l) - MR), (state (t+l) - MR))) /\
(write_out t - ((state (t+l) = MW), (state (t÷l) - MW))) I\
(byte_write_out t - ((state (t÷l) = MBW), (state (t+l) - MBW)}) I\
(nMNm_onablo_out t - ((-(stats (t+l) = MI)), (-(state (t+l) = MI})))"
let MBIock_GATE - new_definltlon
(,MBIock_GATE',
"l (rap SAKZP_t¥) (s ,tlme->=_state) (o :timo->mc_onv) (p _t4mSm>_--_ t } •
MBIock_GATE top s • p -
? (male mom_enablo wr rd_mom wrm0m rdy_outQ mrdy ww bw :tlmo->bool#bool)
(ad4tromm read write byto_itO soro_cnt r_y Itimo->_l#hool)
(count_inDN count_inLD wwdol_inD wwdsloutQ odac_le :time->bool#bool)
(mbwr_on_ rdy_outQ steM_ odac_on dotoct_inE :time->beef#heel)
(momparlty_inS momparit¥_InR mmmparit¥_inE .time->beef#heel)
(m__dotoct_outQ :tlmo->bool#bool)
(be data_out dotoct_out mb_data_out mb_odata_out xtimo->wordn#wordn)
(m_4_ta_outQ .tlmo->wordn#wordn)
(NOT_GATE (Big I_malo_E o) male) /\
(8E_Loglc_GATE (slg I_ad_inE e) male mom_onablo (Big M_moS s)
(mig MR_cs ooprcat_o p) (Big D_cm_sram_O p)) /\
(WR_Logic_GATE (gig I_ad_inE e) male monk_enable (Big M_wrS s) wr
rd mom wr_mom) I\
72
[Addr_Ctr_GATE [•Ig I_ad OnE e) male rdy_outQ (sig M_addrS •)
(•ig MB_addrO p)) /\
(BE_Logic_GATE (slg I be E o) male mrdy wr_mmm (sig M_beS •) be ww bw) /\
(Rdy_Lo_ic GATE writs read zero_cnt wr_mom rdy) /\
(Ctr Logic_GATE (zig MB_cs_eeprom_O p) count_i_DN count_inLD
(mig M_countS s) zero_ant) /\
COR2_GATE _ito road count_imDN) /\
(OR2_GATE address byte_write count_inLD) /\
(AND2_GATE ww address wwdol_i_D} /\
(DLatB_GATE wwdel inD (sir M_wwdolS m) wwdol_outQ) /\
CBnable_Logic_GATE (sig MB cm_ooprom_O p) rd_mem address ro_d write
byte write wwdol_outQ (zig Dimablo_oepromE o)
(zig Dimablo_write0E o) (eig MB_oo_O p) edac_le
(•ig MB_we_O p) mb_wr_en_) /\
(DFFA_GATE rdy (=ig M rdyS e) rdy_out0) I\
(Srdy_Logic_GATE wr rdy rdy_outQ srdy_) /\
(TRIBUF_GATE mrdy_ morn_enable (oig I •rdy O p)] /\
(NOT_GATE mrdy_ srdy) /\
(NOT_GATE Coig Edac en__E o) edac_en) /\
(EDAC Decode_Logic_GATE rap {mig MB_data_i_E o) odac en data_out
detect_out) I\
(Read_Latches_GATE rap data_out odac_on odoc le detect_out detect_OnE
(sig M_rd_dotaS |) (mig M detectS m) m data_outQ
m_detect_outQ) /\
(TRIBUFn_GATE mu_data_outQ rd_mem (slg I_ad_outO p)} /\
(Detect_Enable_Logic_GATE odac_en rd_mem detect_OnE) /\
(Mux_Out_Logic_GATE m deta_outQ (zig I_ad_inE e) be rob_data_out) /\
(Enc_Out_Logic GATE rap rob_data out mb_edata_out) /\
(TRINBUFn_GATE n%b_edata out mb wr an (zig MB_data_outO p)) /\
(Memparity_In_Logic_GATE erdy morn enable m_detoct_outQ (sig RmtE o)
(eig Re•ot__DarityE o) mom_)arity_inS
mom_arity_inR mom_arity_i_E) /\
(DSRELatB_GATE GND mempority_inS momparity inR memparity OnE
(sig M_paritys e) (zig MB__marityo p)) /\
(FSM_GATE (eig I_malo_B e) rd m_ bw ww Craig I_lazt_E o) (oig I mrdy_E e)
zoro_cnt (zig Rst][ e) (zig M_fom_ztataS 0) (sig M fern_male S •)
(oig M fmm_rdS s) (eig M_fom_bwS s) (sig M_fmm_wwS o)
Craig M_fmm_lamt_S s) (sig M fmm_mrdy S m)
(zig M_fmm zoro_cntS 8) (gig M_fem_rstS s) address read write
byt e_writ • morn_enable ] "
);;
lot MBIock_EXP = mayo_the
( 'MBIock_EXP ',
(BETA_RULE
(REWRITE_RULE [BE_Logic_GATE; WR_Logic_GATE; A4MIz_Ct r_GATE; BE_Logic_GATE;
Rdy_Loglc_GATE; ct r_Logic_GATE; Enable_Logic GATE;
Srdy_Logic_GATE aEDAC Decode_Logic_GATE; Road_Latches_GATE;
Detect_Enable Logic_GATE; (EXPAND_LETRULE Mux_Out Logic_GATE) ;
Bnc Out Logic_GATE I Momparity In_Logic GATE; PSM_GATE; NOT_GATE;
O1%2 _GATE; AND2_GATE; TEIBUF_GATE ; TRIBUFn GATE; TRINBDFn_GATE ;
DLat BGATE 2 DSRELatB_GATE; DFFA_GATE ; ABe I ; BOo I ;GND; s ig ]




Author= (c) D.A. Fura 1992-93
Date= 1 March 1993
This file contain• the ml source for the clock-level opecification of the PIU
M-Port, Ln ABIC developed by the m"_edded Procosming Lak_oratory, Booing High
Technology Center. The bulk oZ this code was tran01atod from an M-language
simulation program using a translator written by P.J. Windloy at the
University of Idaho.
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new typo_abbrov ('timoC', "tnum");;
lot REP_ty = abs_typo_info (thoorom ,piu&ux_dof' 'PEP');;
9& ................................................................................
Next-state definition for M-Port instruction.
................................................................................
lot MC NSF m now dofinition
( 'MC N87 ',
"! (rap :^REP_ty) (s xmc state) (o :mc_onv)
MC_NSP rap • • -
lot M f•m_stato = M_fsm_•tateS • and
RLf•m_malo_ = M_ZeNu_al•_8 • and
M_Esm_rd = M_fsm_rdS •
M_Eem_bw = M_fsm_bwS • and
M_f•m_ww - M_f•m_wwS • and
M_fsm_laet = M fsm_last_8 • and
M_fsm_mrdy_ = M f•m_mrdy_8 • and
M f•m_soro cnt = M_fsm_soro cnt8 • and
M_fmm_r•t = M_fsm_r•t8 • and
M s• = M_soS • and
M_wr = M_wr8 • and
M_aaclr - M_addr8 • and
M be = M_b•s • and
M_count = M_count8 • and
M_r_y = M_rayS • and
M wwdel = M__e18 • and
M_parity = M_parlty8 • and
M_rd_data = M_rd_dataS • and
M detect = M_dotoct8 • in
lot R•t = R•tE • and
Dis•b1• oeprom = Di•abl•_•opro_E • and
Disable write• = Disablo_wrltosE • and
I ad_In - I_ad_i_E • and
I_malo_ = I_malo_E • and
I lest = I_last_E • and
I_be_ • I bo_E • and
I_mr_y_ = I mrdy_E • and
MB data_in - MB_data_i_ • and
Edac_o__ = Edac_on_E • and
Ros•t__parity - Rogot_parityE • in
lot now_M_fsm__•tato =
((RLf•m_rst) :> MI i
(M_fm_•tat• m MI) .> ((-M_fs_malm_) :> _ I Ml) I
(M_ll_ltati - _) ->
( ( (-M_fsm tardy_) /\ M_fsm_ww) => MW I
((-M_fsm_ardy_) /\ (M_£sm_rd \/ M_fsm_bw)) => MR I MA) I
(M_fsm_state = _) ->
((M_fsm_bw /\ M_fsm_z•ro_cnt) => _ I
(M_fsm_last_ /\ N fsm_rd /\ M_fszk_zero_cnt) => MA i
((-M fsm la•t_) /\ M £sm_rd /\ M_fsm_z•ro_cnt) => MRR I MR)
74
(M fsm state : MRR) => MI l
(M_fem_state : MW) =>
((M_fsm zero_cnt I\ -M fsm last_) => MI I
(M_fent_zero cnt /\ M fern_last_) => MA [ MW) [ MW) in
lot address = (now M_fem_state = MA) in
lot road = (now_M fsm_state = MR) in
lot write = (now M fern_state = MW) in
lot byte_write = (naw_M_fem_state = MBW) in
let mere_enable = (-(new M fsm state = MI)) in
let zero_cnt = (M_count = ((write \/ read ) => (WORDN 1 1) [
in
lot new M se =
((-BSol(I_malo_)) => (ELEMENT (BSol(I_od_in)) (23)) [ M_se) in
lot new_M wr =
((-BSol(I_malo_)) => (ELEMENT (BSe1(I_ad_in)) (27)} [ M_wr) in
lot new_M_addr =
((-BSe1(I_male_}) => (SUBARRAY (BSel(I_ad_In)) (18,0)) i
(M_rdy} => (INCN 18 M_ed_Ir) i M_addr) in
let rd_mom = ((morn enable /\ -M wr),
(mare_enable /\ -new M_wr) ) in
lot wr_mom = ((mere_enable /\ M_wr),
(mem_enable /\ new_M_wr)) in
lot rdy = (( (write /\ zero_cnt) \/
(read /\ zero_cnt /\ -ASol(wr_mem) ) ),
((write /\ zero_cnt) \/
(read /\ zero_cnt /\ -BSol(wr_mem) ) ) ) in
lot erdy_ =
((-((M_rdy /\-M_wr) \/ (ASel(rdy) /\ M wr))),
(-((M_rdy /\ -new_M_wr) \/ (BSel(rdy) /\ new_M_wr)))) in
lot now_M be =
((-BSeI(I male_) \/ -BSel(srdy_)) :> (NOTN 3 (BSel(I_be_))) [ M_be) in
lot new M co_tDt =
( (address \/ byte_write) =>
((-mere_enable \/ new M so) => (WORDN 1 1) [ (WORDN 1 2)) [
(write \/ read) => (DECN 1 M_count) [ M_count) in
lot now_M_rd¥ = (BSel(rdy)) in
lot bw = ((ASel(wr mere) /\ -(M be = (WORDN 3 15))),
(Bsel(wr_mom) /\-(new_M_be = (WORDN 3 15)))) in
lot ww = ((ASol(wr_mem) /\ (M_be = (WORDN 3 15))),
(BSel(wr_mom) /\ (now M be = (WORDN 3 15)))) in
lot new M wwdel = (BSal(ww) /\ address) in
let new_M_rd_data :
(read => ((-BSol(Edac_on_)) => (Ham_Dec rap (BSol(MB_data_in)) )
i BSal (MB_data in) )
[ M_rd_dat a) in
let new_M_detect =
(((~BSol(ndac_en_) /\ Bsol(rd mom)) \/ -BSel(rd_mem))
=> ( (-BSel (Edac on_) ) => (Ham_Detl rap (BSel(MB_data_in)) )
I (WORDS 3 0) )
i M_detocn) in
lot parltyS =
(-BSal(srdy_) / \ ment_anable
/\ Ham_Dot2 rap (new_M_detect, -BSol(Edac an ))) in
let porityR - (BOot(Reset_parity) \/ BSol(Rst)) in
lot new_M__perity :
( (poritys \/ perityR)
:> ((parltys /\ -parityR) => T [
(-paritys /\ parityR) => F [
(-porityS /\ -parltyR) :> F [ ARB)
[ M_parity) in
lot new M ram_male_ = (BSel(I_mala_)) In
let new_M_fsnt_rd = (BSe1(rd_mom)) in
lot now_M_fsm_bw = (BSel(bw)) in
let new M fsm ww : (BSel(ww)) in
lot naw_M ram last_ = (BSel(I_last_)) in
lot new M faro tardy_ = (BSol(I_mrdy_)} in
lot now M_fam zoro_cnt = zoro_cnt in
let new_M_fsut_rst = (BSoI(Rst)) in
(MCStata new_M_Esm_steto now_M_£sm_mala_ now_M fern rd now_M_fem bw
new_M_fsm ww naw_M_Esm__last_ naw_M_fsm_mrdy_ new M fsm_zero_cnt




new_M_rdy new_M_wwdel newM_.parity new_M_rd_data new_M_detect) "




Output definition for M-Port instruction.
let MC_OF = new_definition
( 'MC_OF s •
": (top :^REP_ty) (s :mc_state) (e :mc_env)
MC_OF rep • • =
let M fern_state = M_fsm_stateS • and
M_fsm_malo_ = M_fsm malo_S • a_d
M_f•m rd = M_fsm rdS • and
M_fJm_bw = M_fsm_bws • i.nd
M_fmm_ww = M_f•m_wwS • and
M_fsm_lamt_ = M_fsm_laJt S • and
M_fmm_mrdy_ = M_fsm_mrdy_S • add
M_fsm_sero_cnt = M_f•m_zero_cntS • and
M_fsm rmt = M f•m_r•tS • and
M_me = M_soS g
M_wr = M wrS s and
M_addr = M__addrS • and
M_be = M__beS s and
M_count = M_countS • and
M_rdy = M_rdyS • and
M_wwdel = M_wwdelS • and
M_parity = M__parltys • and
M_rd_data = M_rd_dataS • and
M_detect - M_detectS • in
let Rat • R•tE • aX_L
Disable eopram = Disable_eepromE • and
Disable_writes = Di•able_wrltemE s and
I_ad_in = I ad_inE • and
I_male_ = I_male_E • and
I_last = I_laSt_ I I and
I_be_ = I__be_E • a_
I_mrdy_ = I_mrdy_E • and
MB_data_in = MB_date_inE • and
Edec_en_ = Edac_en_E • and
Reset__arity = Reset__DarityE • in
let new_RLfom__stets =
((M fsm_r•t) ,.> MI J
(M_f•m_state - MI) => ((-M_fmm_male_) => MA [ MI) i
(M f•m_state = MA) =>
(((-M__fsm_mrdy_) I\ M_fsm_ww) => MW I
((-M_fsm._mray_) /\ (M.fsm_rd \/ M_fsm_bw)) => MR I MX) I
(M_fmm_state = MR] =>
((M_fsm_bw I\ M__fsm_sero_cnt) => MBW I
(M_fsm_last_ /% M_£sm_rd I\ M_fsm zero_cnt) :> MA I
((-RLfsm_list_) /\ M_fsm_rd I% M_few__zero_cnt) => MRR I _) I
(M fern_state = II_RR) => MI [
(M_fsm_mtate = MW) =>
((M_fsm_zero_cnt /\ -M_fsm last_) => MI I
(M_f•m__sero_cnt I\ M_fsm last_) -> MA I MW) I MW) in
let address = (new M_fem_state = MA) in
let read = (new_M_fsm_state = MR) in
let write = (new_M_fsm_state = MW) in
let byte_write = (new_M_fsm_state = MRW) in
let mem_snable = (-(new_M_fsm_stete = MI)) in
let sere cnt = (M_count = ((write \/ read ) => {WORDN 1 1) I (WORDN 1 0})}
in
let new_M_se =
((-BSel(I_male_)) => (ELEMENT (BSe1(I_ad_in)) (23)) I M_s•) in
let nsw_M_wr =
((~BSel(I_male_)) => (ELEMENT (BSel(I_ad_in)) (27)) I M wr) in
let new_M_addr =
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((-BSel(I_male_)) .> (SUBARRAY (BSel(I_ad_in)) (18,0)) i
(M rdy) => (INCN 18 M_addr) I M_addr) in
lot rd_mam = ( (morn_enable I\ -M wr) ,
(morn enable /\ -now_M_wr} ) in
let wr_mem = ((mere enable I\ M wr),
(morn_enable I\ now M_wr)) in
let rdy = (((write /\ zmro_cnt) \I
(read /\ zero_cnt /\ -ASol(wr_mam) ) ) ,
((write /\ zero_cnt) \/
(read /\ zoro_cnt /\ -BSel(wr_mam) ) ) ) in
let srdy_ -
((-((M_rdy /\ ~M_wr) \/ (ASol(rdy) /\ M_wr))),
(-((M_rdy /\ -nmw_M_wr) %/ (BSol(rdy) /\ new_M_wr))) in
lot new_M_be =
((-BSol(I_mala_) %/ -BSml(srdy_)) => (NOTN 3 (BSal(I_be))) J M_bet in
lot now_M_count =
((addrome \/ byte write) =>
((-room_enable \I now_M_so) u> (WORDN 1 1) I (WORDN 1 2)) l
(write \/ road} => (DECN 1 M_count) I M_cou_It) in
let new M_rdy = (BSol(rdy)) in
lot bw = ((ASel(wr_mom) /\ -(M_bo = (WORDN 3 15))),
(BSol(wr_mom) /\ -(now M be -- (WORDN 3 15)))) in
let ww = ((ASol(wr_mom) /\ (M_be = (WORDN 3 15))),
(BSol(wr_mom) /\ (new M_bo = (WORDN 3 iS)))) in
lot new M wwdml . (BSol(ww) /\ address) in
lot now__M_rd_data =
(read => ((~BSel(Edac_on)) => (Ram Dec rap (BSol(MB_data in)))
i BSo1 (MB_dat a_in) )
] M rd data) in
lot now__M_dotoct =
( ((-BSel(Edac_on_) /\ BSol(rd_mem) ) \/ -BSol(rd_mom) )
n> ((-BSel(Edac_en_)) => (Ham_Dot1 rap (BSel(MB_data_in)) )
I (WORDN 3 0))
i M_detect ) 4n
lot parityS =
(-BSml (mrdy_) / \ morn_enable
/\ Ram__Dot2 rap (nmw_M_detect, -BSol(Edac_en_) } ) in
let parityR = (BSel (Reset_parlty) \/ BSel(Rat) ) in
let new_M_.parity =
((parityS \/ parltyR)
=> ((parityS /\ -parityR) => T I
(-parityS /\ parityR) => P W
(-parltyS I\ -parityR) => F J ARB)
I M_parity) in
let nmw_M_fmm male_ = (BSel(I_male_)) in
let new M fmm_rd = {BSal(rd_mom)) in
let new M_fsm_bw = (BSel(l_w)) in
let new M__fmm_ww = (BSol(ww)) in
lot nmw_M fern_last_ = (BSel(I_l&mt_)) in
let now_M__fmm__mrdy_ . (BSel(I_mrdy_)) in
let new_M_fmm_zero_cnt m zero_cnt in
let new M_fmm_rmt - (BSeI(Rmt)) in
let I_ad_out z ( ((ASml(rd_nunm)) => BUSN M_rd data J Offn) ,
((BSel(rd_mmm)) m> BUSN M_rd_date I Offn)) in
let I_mrdy_ - ( ((ment_enable) => WIRE (ASel(srdy_)) i Z) ,
((morn_enable) => WIRE (BSel(srdy_)) I Z)) in
let MB_addr =
( ( (M rdy) => (INCN 18 M__addr) J M_addr),





( (tLmmNT M_be ( 0 ) )
=> (SUBARRAY (ASel(I_ad_in)) (7,0)}





( (ELEMENT M_be (1))
=> (SUBARRAY (ASol(I_ad_in)) (15,8})
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((ELEMRNT M be (2))
=> (SUBARRAY (ASeI(I ad_in)) (23,16))





( (ZLEN]ZmT M._.bo (3))
=> (S_LERRAY (ASel(I_ad_in)) (31,24))





( (ELZMENT M_be (0) )
.> (8D]gARRAY (BSel(I_ad_in)) (7,0))





( (mLEMZNT M_be (i))
.> (SUBARRAY (BSel(X_ad_in)) (15,8))






=> (S'D'BAI_.q, AY (BSel(I ad_in)) (23,16))





( (ELEMENT M_be (3))
.> (BD_RRAY (BSel(I_ad_in)) (31,24))
(BUBARRAY M rd_data (31,24)) ) ) in
let MB 4_t&_out - (((write) -> BUSN (Ham_Enc rep od4A) I Offn),
((write) -> BUSN (Ham_Enc rep od4B) I Offn)) in
lot MB_cl_ooprom__ - ((-mere onablo \/ 14_1o), (-mere_enable \I new M me)) in
lot _ cm_mraln_ - ( (-mere_enable \/ -M_me), (-mere_enable \/ -new_M so) ) in
lot MB_wo_ =
( (- ( (ABel (MB_cm_ooprcak_) \/ -ABel (Dimablo_ooprom)) /\
-ABel (Dimablo_writes) / \
(byte_write \/ write %/ M_wwdol} ) ) ,
(- ( (BSol (MB_cm_oopro__) \/ -BSol(Dimablo ooprom} ) / \
-BSel (Dis_Io_wrltos) /\
(byte_write \/ write \/ new_M_wwdol) ) ) ) in
lot MB_oo_- ((-((ABol(rd_mem) /\ address) \/ zoaa)),
(-((BSol(rd_mom) /\ address) \/ road])) in
lot MB_p&rity- (M_.parity, now M parlty) in
(MCOut I_ad_out I_srdy_ MB_addr MB_data out MB cs_ooprom_ MB_cs_sram_
MB_wo MB_oe MB_parity} "
);;




lot MC Exoc = now_dofinition
( 'MC_Exoc ',
"! (mci zMCI) is _tlmeC->mc_state) (e ztimeC->mc_env) (p :tlmeC->mc_out)
(t :timeC) .
MC Exec mci • • p t = T"
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);;
let MC_PreC - new_deflnition
('MC_PreC',
"! (mci sMCI) (m ztimec->mc_mteto) (e :tlmeC->mc_env)
(t _timmC) .
MC_PreC mci • $ p t = T"
);;
(p :timeC->mc_out)
let MC_Po•tC - now_definition
('MC_PomtC',
"! (rep _^REP_ty) (mci _MCI} (J xtimec->mc_mtet•) (e :timeC->mc_env)
(p _timeC->mc_out) (t ItlmeC) .
MC_PomtC rap mci • • p t =
(m (t+l) - MC_NSF top {m t) (e t)) /\
(p t - MC_OF rep (s t) (o t))"
);;
lot Me_Correct - new_definition
('Me_Correct',
"! Crep _^REP_ty) (mci :MCI) (m _timeC->mc state) (e ztimeC->mc env)
(p :timeC->mc_out) (t :tlmeC) .
MC Correct rep mci • • p t -
MC_Exec mci • • p t /\
MC_PreC mci • • p t
MC PomtC top mci • • p t"
);;
let MCSet_Corroct - newdefinitlon
('MCSot Correct',
"! (rep zal%EP_ty) (m :tlmeC->mc_mtate) (e ttimeC->mc env} (p :timeC->mc_out).
MCSet_Correct rop• • p - l(mcizMCI) (tztimeC). MC_Correct rep mcl • • p t"
);;
let Next_State_THM . TAC_PROOP





(m(t + I) - MC_NSF top (m t} Co t)) /\
(p t - MC_OF rap (m t)(e t)}) --,
(m (t÷l} = MC_NSF rep (m t)(o t))"]
THEN EXISTS TAC "t.timeC"
THEN REWRITZ_TAC [ADD CLAUSES]
THEN STRIP TAC
);;






(REFL "M_fsm •tares (s ((tztimeC) ÷ i))"})))
);;





(SUBS_OCCS [([2],UNDISCH (Next Stato_THM))]
(REFL "M_fmm_male_s (• ((t:timec) + i))")))}
);;
let M_f•nk_rd_ISO = save_the
( 'M_f mnt_rd_ISO ',
(DISCH ALL
(REWRITE_RULE
[EXPANDLETRULE MC NSF_REW2 M_f •m_rdS ]
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(SUBS_OCCS [ ( [2] ,_)ISCH (Next_Stato__N)) ]
(1_1[¥L -M_fjm_rdB (. ((tztimeC) + 1))'))))
);1




[EXPAND LZT_RULE MC_NSP REW; M_f sm_ha_S ]
(SUBS_OCCS [ ( [2] ,UNDISCH (N@xt_Stato_THM)) ]
(REFL #M_fgm_bwS (I ((t_tim@C) + I))"})))
)S;




[EXPAND_LET_RULE MC_NSF_REW; M_ f 8m_wws ]
(SUBS_OCCS [{ [2] ,UNDTSCH (Next_Stato_THM) } ]
(REFL HM_fsm_wwS (S ((tztimoc) + 1))'))))
)a;
let M_fgm_last_ISO = save_thin
( 'M_f 8m_last_ISO ',
(D I SCH_ALL
(REWRITE_RULE
[EXPAND_LBT_RULR MC_NSF_REW; M_ f sm._las t _S ]
(SUB8_OCCS [ ( [2] ,UNDISCH (Next_Stato_THM)) ]
(REPL-M_fsm_last_S (s ((tstimoC) + I))"))))
)a;
l@t M_fm__mr_y_ISO = mavo_thm
( ,M_fsm_mrdy ISO ',
(DISCH_ALL
(REWRITE_RULE
[EXPAND_LET_RULE MC_NSF_REW; M_ f 8m_mrdy_s ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_Stat@_THM)) ]
(REFL -M fg__mrdy_s (s ((tlti_oc) + i))"))))
);;
let M_fsm_zoro_cnt_ISO = 8avo_thm
( ,M_f sm_sero_cnt_ISO ',
(DISCH_ALL
(_TB_I_ULB
[EXPAND_LET_RULE NC_NSF_REW; M_f sm_zoro_cnt s ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_State_T_)) ]
(REFL -M_fsm_zoro_cntS (s ((tztim@C) ÷ 1) )#) ) ) )
);;




[EXPAND_LET_RULE MC_NSF_REW; M_£ sm_r 8 t S ]
(SUBS_OCCS [ ( [2] ,UNDTSCH (Next State_THM) ) )
(REFL _M_fsm_rstS (s ((t_timoc) + i))"))))
);;




[EXPANDLET_RULE MC NSF_REW; M_soS ]
(SUBS_OCCS [ C [2] ,UNDISCH (Noxt_Stato_THM) } ]
(REFL "M_soS (s ((t:timec) + I))#))))
);;




[EXPAND_LET_RULE MC_NSF_REW; M_wrS ]
8O
(SUBS_OCCS [ ( (2] ,UNDISCH (Noxt_State_THM)) ]
(REFL "M_wrS (s ((tztlmec) + I))"))))
)7;





(SUBS_OCCS [([2],UNDISCH (Next_State THM))]
(REFL "M_addrS (8 ((t_timec) + i))"))))
);;




[EXPAND_LET_RULE MC_NSF I_EW; M_beS ]
(SUBS_OCCS [([2],UNDISCH (Noxt_State THM))]
(REFL #M_boS (s {(t_tilnoC) + i))"))))
);;




[EXPAND_LET_RULE MC_NSF_REW; M_count S ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Noxt_Stato_T_)) ]
(REFL "M_countS (8 ((t.timeC) + I))"))))
);;




[EXPAND_LETRULE MC_NSF_REW; M_rdys ]
(SUBS OCCS [([2],UNDISCH (Noxt_St&te_THM) }]
(REFL "M rdyS (s ((t.tlmeC) + I))")}))
);;
let M_wwdol_ISO -- m&ve thin
('M_wwdel ISO _,
( D I SCH_ALL
(REWRITE_RULE
[EXPANDLET_RULE MC_NSF_ItEW; M_wwdels ]
(SUBS_OCCS [( [2] ,UNDISCH (Noxt_St&to_THM)) ]
(REFL "M_wwdolS (s ((t_timeC) + I))"))))




[EXPAND LET RULE MC_NSF_REWTM__DarityS]
(SUBS_OCCS [ ( [2] ,UNDISCH (Next_State_THM) } ]
(REFL "M_parltyS (g ((t.tlmoc) + i)}"))))
);;




[EXPAND_LET_RULE MC_NSF REW; M_rd_dat aS ]
(SUBS_OCCS [([2],UNDISCH (Noxt_Stato THM))]
(REFL "M_rcl dat&S (. ((t.timoc) + i))"))))
);;




[EXPAND_LETRULE MC_NSF_REW; M_det ect S ]
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(8_S_OCCS [ ( [3] ,Ol_ISCH (Nezt_State__D_)) ]
(I_BFL "N_detect8 (s ((t:tJJmeC) + 1))'))))
);;
let Output_TRM m TAC_PROOF
[([I, #MCSet_Correct rep • • p --> (p t - MC_OF rep (s t) (e t))"),




(m(t + i) = MC_NSF rep (s t)(e t)) /\ -
(p t - MC_OF top (8 t)(e t))) 8=_










(SUBS_OCCS [ ( [2] ,UNDISCH (Output_T_)) ]
(REFL "I_ad_outO (p (tztimec))') ) ) )
)J7




[EXPANDLETRULE MC_OF_REW; I_srdy O]
(SUBS_OCCS [ ( [2] ,UNDISCH (output_THN)) ]
(REPL #I_srdy_O (g (t:timeC))") ) ) )




[EXPANDLETRULE MC OF_REW; MB_&ddLTO ]
(SUBS_0CCS ( ([2) ,UNDISCH (Output_THM)) ]
(REFL "MB_&ddrO (p (t:timoC))") ) ) )
)TS




[EXPANDLET_RULE MC_OF REW; MB dat a_outO ]
(SUBS_OCCS [ ( [2] ,UNDISCH (Output_TBM)) ]
(REFL "MB_data_outO (p (t:timeC))') ) ) )
);;




[EXPAND_LETRULE MC_OF_REW l MB cs_eeprom_O ]
(SUBS OCCS [ ( [2] ,UNDISCH (Output_TRM)) ]
(REFL _MB_cs_ooprom_O (p (tttimeC))') ) ) )
);s




[EXPAND LIT_RULE MC_OF_REW; MB_c s_s r am_O ]
(SUBS_OCCS [ ( [2] ,UNDIBCH (Output_THM)) ]
(REPL "MB_cs_eram_O (p (t:timeC)) ") ) ) )
);s
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let MB_we_ISO = save_the
( ' MB_wo_ISO ',
(DISCH_ALL
(REWRITE_RULE
[EXPAND_LET_RULE MC_OP_REW; MB wa_O ]
(SUBS_OCCS [{ [2] ,UNDISCH (Output_THM)) ]
(REFL "MB_we_O (p (tztimaC))"))))
);;




[EXPAND_LET_RULE MC_OF_REW; MB_oo_O ]
(SUBS OCCS [ ( [2] ,UNDISCH (Output_THM)) )
(REFL =MB oo 0 (p (tstlmoc))-))))
);;
let MB__Darity ISO _ save thm
( 'MB_parity ISO ',
(DISCH_ALL
(REWRITE_RULE
[EXPAND_LET_RULE MC OF_REW; MB__parityO ]
(SUBS_OCCS [ ( [2] ,UNDISCS (Output_THM)) ]




This section contains the theories raux_def, rblock_def, and rclock_def, defining the R-Port design.
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Files raux_daf.ml
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new_type abbrav ('wordn', =:num->bool=)a;
nsw_type_abbrav ('bUSh', "snum->wire")l;
96................................................................................




'rfont_ty = RI [ RA [ RD'S;
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let r state =
define_type 'r_stato'
'r_stato = RStato wordn wordnwordn wordnwordn rfsm_ty heel bool
heel boo1 boo1 heel heel heel heel heel heel
bool heel wozdn wordn boo1 heel boo1 wordn
wordn heel worth bool heel heel worth wordn
bool worth heel heel heel wordn wordn heel
wordn boo1 bool heel wordnwordn heel bool
wor_Lnwordnwordnbool wordnbool wordnbool
wor_ bool';_




"R_ctr0S (RState R_ctr0 R__ctrl R__ctr2 R_ctr3 R busA_latch R feeL state
R fsm ale_ R fsm_mrdy_ R_fsm__last_ R_fsm_rst R int0_dis
R_int3_dis R_c01_coutdel R_intl_on R_c23_cout_dal
R_int2_an R_wr R_cntlatch_del R_srdydal_ R_rog_sal
R_ctr0_in R ctr0_mux_sal R ctr0 irden R_ctr0 cry
R_ctr0_new R ctr0 out R_ctr0_ordan R ctrl_in
R ctrl_mux_sel R_ctrl_irden l%_ctrlcry R_ctrlnaw
R_ctrl_out R ctrl_ordan R_ctr2_in R_ctr2_muxsal
R_ctr2_irdon R ctr2_cry R ctr2_naw R_ctr2_out
R_ctr2_orden R ctr3_in R_ctr3 mux eel R ctr3_irdan
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3ordan
R_icr_load R_icr_old R_icr_mask R_icr R_icrrdon R_ccr
R_ccr_rdan R_gcr R__gcr_rdan R_sr R_sr_rdon)
= R ctr0";;




"R ctrlS (Rstato R_ctr0 R ctrl R_ctr2 R_¢tr3 R busA latch R_fsm_stato
R_fem ale R_fsm_mLrd¥_ R fsm_last_ R fmm rst R_int0_dis
R_int3dis R_c01_eout_del R_intl_on R_¢23coutdal
R_int2on R_wr R_=ntlatch__dol R_srdy_dol R__re_sol
R_ctr0_in R_ctr0mux_sal R_otr0_irdsn R ctr0_cry
R_ctr0_now R_ctr0_out R_ctr0_ordon R_ctrlin
R_ctrl_mux_sol ILctrl_irdon R_ctrl_cry R_ctrl_now
R_ctrl_out R_ctrl_ordan R ctr2_in _L_ctr2_muxsol
R ctr2_irden R_ctr2_cry R ctr2_nowRctr2_out
R_ctr2_ordon R ctr3_in R_ctr3_mux_sol R_ctr3_irdon
R ctr3 cry R_ctr3_naw R__ctr3_out R_ctr3_ordon
R_icr_load R_Icr_old R_icr_mask R_icr R_icr_rdon R_ccr
R_ccr rden R_gcr R_gcr_rdan R sr R sr rdan)
R_ctrl#;;




"R_ctr2S (RStata R ctr0 R_ctrl R ctr2 l%_ctr3 R_bumA_latch R_fsm state
R_fs__alo_ R_fsm _rdy_ R_fsm last_ R_fsm rst R int0_dis
R_int3_di$ R_c01_=outdal R_intlan R_c23_cout_dal
R int2_en R_wr R_cntlatch_dol R_srdydol_ R rag_sol
R_ctr0_in R ctrO_mux_sol R_ctr0_irdon ILctr0cry
R_ctrO now R_ctr0 out R_ctr0 ord0n R_ctrl_in
R_ctrl_x_ix_sal R_ctrl_iraon R_ctrl_cry R_ctrl_now
R_ctrl_out R_ctrl_ordon R_ctr2_in R ctr2_mux_sol
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R_ctr2_irdan R_ctr2_cry R_ctr2_nsw R_ctr2_out
R ctr2_orden R ctr3_in R_ctr3_mux_sel R ctr3_irden
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_orden
R_icr_load R_Icr_old R_Icr_mask R_icr R_icr_rden R_ccr
R_ccr_rden R_gcr R gcr_rdan R_sr R_sr_rdan)
= R_ctr2"; ;




"R_ctr3S (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R fsm stets
R_fsm ale R fsm tardy_ R_fsm_last_ R fsm_rst R_int0_dis
R_int3_dis R_c01_cout_del R_Intl_an R c23 cout_del
R_int2_en R_wr R_cntlatch_dsl R_srdy_del_ R_reg_sel
R_ctr0_in R_ctr0_mux_sel R_ctr0_irden R_ctr0 cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctr1_in
R ctrl_mux_sel R_ctrl_irdan R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_nsw R ctr2_out
R_ctr2_ordan R ctr3_in R_ctr3 mux_sel R ctr3_irden
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_orden
R_icr_load R icr_old R_Icr mask R_Icr R_Icr_rden R_ccr
R_ccr_rden R_gcr R_gcr rden R_sr R_sr_rden)
= R_ctr3"; ;
let R_busA_latchS = new_recursive_dsflnition
false
r_state
' R_busA_let chS '
"R busA_latchS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_state
R_fsm_ale_ R_fsm_mrdy_ R_fsm_last_ R fsm rat R_Int0_dis
R_int3_dls R_c01_cout_del R_intl_an R_c23_cout_dal
R_int2_sn R_wr R_cntlatch_del R_srdy_del_ R_reg_sel
R_ctr0_in R_ctr0_mux_sel R_ctr0_irdan R_ctr0_cry
R_ctr0_new R_ctr0_out R ctr0_ordsn R_ctrl_in
R_ctrl_mux_sel R_ctrl_irdan R_ctrl_cry R_ctrl_naw
R ctrl_out R_ctrl orden R_ctr2_In R_ctr2 mux_sel
R_ctr2_irdan R_ctr2_cry R_ctr2_new R ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux_sel R_ctr3_irden
R_ctr3_cry R_ctr3_new R ctr3_out R ctr3_orden
R_Icr_load R_icr_old R_icr_mask R_icr R_icr_rden R_ccr
R_ccr_rdan R_gcr R_gcr_rden R_sr R_sr_rden)
-- R_busA_latch"; ;
let R_fsm_stateS = new_recursive_definitlon
false
r_state
' R_f sin_st at eS '
"R_fsEt_stateS (RStata R_ctr0 R_ctrl R_ctr2 R ctr3 R_busA_latch R_fsm state
R_fsm_ale_ R_fsm_mrd__ R_fsm_last_ R_fsm_rst R_int0_dls
R Int3_dis R c01 cout_del R Intl_an R_c23_cout_del
R Int2_en R wr R_cntlatch_del R_srd__del_ R_reg_sel
R_ctr0_in R_ctr0_mux_sel R ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R ctrl_in
R ctrl_mux_sel R_ctrl_irden R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R ctr2_mux_sel
R_ctr2_irdan R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3 mux_sel R_ctr3_Irdsn
R ctr3_cry R_ctr3_new R ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_Icr mask R_icr R_Icr_rden R_ccr
R ccr rden R_gcr R_gcr_rden R_sr R sr_rden)
: R_fsm_state"; ;
let R fsm als_S = new_racurslve_definition
false
r_state
'R_f sin_el e_S '
"R_fsm ale_S (RStata R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R fsm state
R_fsm_ale_ R_fsm_mrdy_ R_fsN_last_ R fsm rat R_int0_dls
R_int3_dis R_c01 cout_del R_intl_an R_c23_cout_del
R_int2_en R_wr R_cntlatch_del R_srdy_del_ R_reg_sel
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= R_fsn__ale_";;
R_ctr0_In R_ctr0_mux_sal R ctr0_irdsn R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_ordan R_ctrl_In
R ctrl_muxgel R_ctrl_irden R ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_ordan R_ctr2_in R_ctr2mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_naw R_ctr2_out
R_ctr2 arden R_ctr3_In R_ctr3 mux_sel R_ctr3 irdan
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_ordan
R_icr_load R_icr_old R_icr_maek R icr R_icr_rdan R_ccr
R_ccr_rdan R_gcr R_gcr_rden R_sr R_sr_rdan)




"R fore mrdy_S (RStato R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm state
R_fam_ala_ R_fs__mrdy_ R_fsm_last_ R_fsm_rst R_Int0_dis
R_Int3_dis R_c01cout_dal R_intl_an R_c23_cout_del
R_int2_en R_wr R cntlatch_del R_srdydel_ R_ragsel
R_ctr0_In R_ctr0_mux_sel R_ctr0_irden R_ctr0_cry
R_ctr0_naw P__ctr0_out R_ctr0_ordan R ctrl_In
R_ctrl_mux_sel R_ctrl_Irden R_ctrl_cry R_ctrlnew
R_ctrl_out R_ctrl_ordan R_ctr2_in R_ctr2_mux_sal
R_ctr2_Irdan R_ctr2cry R_ctr2naw R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux_gel R_ctr3_irden
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_ordan
R_icrload R_icr_old R_icrmask R_icr R_icr_rden R_ccr
R ccr_rdan R_gcr R_gcr_rden R_sr R_sr_rdan)
• R_fsa_mldy_";;




"R_fsm_last_s (RStata R_ctr0 R_ctrl R_ctr2 R_ctr3 R_h_sA_latch R_fsm_stata
R fsm_ale R_fsm_mrd¥_ R_fsm_last_ R_fsm_rst R_int0_dis
R_Int3_dls R_c01_cout_del __intlan R_c23cout_del
R_Int2_en R_wr R_cntlatchdel R_srcly_dal_ R__reg_sel
R_ctr0_In R_ctr0_mux_sel R_ctr0_irden R_ctr0cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl_mux_sal R_ctrl_irdan R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_oraen R_ctr2_in R ctr2_muxsal
R_ctr2_irdsn R_ctr2_cry R_ctr2_naw R_ctr2_out
R_ctr2orden R_ctr3_in R_ctr3_mux_sel R ctr3_irden
R_ctr3_cry R__ctr3_naw R_ctr3_out R__ctr3_ordan
R_icr_load R_icr_old R_icr_mask R_icr R_icr_rden R_ccr
R_ccr_rdan R__gcr R_gcr_rden R_sr R_sr_rdan)
= R_fsm_last_";;




"R_fsm_rstS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R__usA_latch R_fsm_state
R_fsm_ala_ R fsm_mrd¥_ R_fsm_last_ R_fsm_rst R_int0_dis
R_int3_dls R_c01_cout_del R_intl_en R_c23_cout_de1
R_int2_en R_wr R_cntlatch_dal R_srdy_dal_ R_rag_gel
R_ctr0 in R ctr0_mux_gel R_ctr0 Irden R_ctr0_cry
R_ctr0_newR_ctr0_out R_ctr0_ordan R_ctrl_In
R_ctr1_mux_sel R ctrl_irdan R_ctrl_cryR_ctrlnew
R_ctrl_out R_ctrl_ordan R_ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_naw R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux_ggl R ctr3_Irden
R_ctr3 cry R_ctr3_naw R_ctr3_out R ctr3 arden
R_icr_load R_icr_old R_icr_mask R icr R icr_rdsn R_ccr
R_ccr_rden R_gcr R_gcr_rdan R_sr R_sr_rdan)
= R_fsm_rst";;





"R_int0 dies (RState R_ctr0 R ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm state
R_fsm_ale_ R from mrdy_ R_fm__lamt_ R from_rat R_int0_din
R int3 dls R_c01 cout_del R_intl en R_c23_cout del
R_int2_an R_wr R_cntlatch_dal R srdy dal_ R rag_eel
R ctr0 In R_ctr0_mux_sel R_ctr0_irden R_ctr0_cry
R ctr0_new R_ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl_mux_sel R_ctrl Irden R_ctrl_cry R_ctrl_naw
R_ctrl out R_ctrl_orden R_ctr2_in R ctr2_mux_sel
R_ctr2_irden R ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R_ctr3 in R_ctr3_untx_sel R_ctr3 irden
R_ctr3_cry R ctr3_new R_ctr3_out R_ctr3_ord_
R_icr load R Icr_old R_icr_mask R_icr R icr_rden R_ccr
R ccr rden R_gcr R_gcr_rden R_sr R_.r_rden)
= L_int0 dim";;




"R_int3_disS (RStata R ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_stata
R_fsm_ale_ R_fsm_mrdy_ R_fsm last_ R_fsm_rst B_Int0_din
R_int3_dls R_c01_cout_del R_intl_an R c23_cout_del
R_int2_en R_wr R cntlatch de1 R_srdy_del_ R_reg_sel
R_ctr0_In R_ctr0_mux_sel R_ctr0 irden R_ctr0_cry
R ctr0_new R ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl_mux_sel R_ctrl_£rden R ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_ordsn R_ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2 new R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux_eel R_ctr3_Irden
R_ctr3_cry R_ctr3 new R ctr3_o_t R_ctr3_orden
R_icr_load R Icr_old R_icr_mask R_icr R_icr_rdan R_ccr
R_ccr_rden R_gcr R_gcr_rden R sr R_sr_rdsn)
. R_int3_dis#; ;




"R_c01_cout_delS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fs_t_state
R_fmm_ale_ R_fmm_mrdy_ R_fmm_lamt_ R_fmm rat R_int0_din
R_int3_dim R_c01_cout_del R_int1_en R_c23_cout_del
R_int2_en R_wr R cntlatch_del R_mrd¥_del_ R_rmg_sel
R ctr0_in R_ctr0 mux_mel R_ctr0 irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0 orden R_ctrl_In
R_ctrl_mux_mel R_ctrl_irden R ctrl_cry R_ctrl_new
R_ctrl out R_ctrl_orden R_ctr2_in R_ctr2_mux_mal
R_ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3 mux_mel R ctr3_irdan
R_ctr3_cry R_ctr3_new R_ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_icr_mamk R_icr R icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R_mr R mr_rden)
= R_c01_cout_del"; ;






R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R_fsm state
R_fmm__ale_ R_fm__mrdy_ R_fmm_lamt_ R_fmm_rmt R_int0_din
R_Int3_dis R_c01_cout_del R_intl_en R_c23_cout_del
R_int2_en R_wr R_cntlatch_dal R_mrd¥_del_ R rag_eel
R_ctr0_In R ctr0mux_mel R_ctr0_irden R_ctr0_cry
R ctr0_new R_ctr0_out R ctr0_orden R ctrl_in
R_ctrl_mux_mal R_ctrl_irden R_ctrl_cry R_ctrlnaw
R_ctrl_out R ctrl orden R_ctr2_in R_ctr2_mux mel
R_ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordan R ctr3 In R_ctr3_mux_mal R_ctr3 irden
R_ctr3_cry R ctr3_naw R_ctr3_out R_ctr3_orden
R_icr_load R Icr old R icr_mamk R_icr R_icr_rdan R_ccr
R_ccr_rden R_gcr R_gcr_rden R_or R_mr_rden)
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let R c23_cout_dalS - naw_rocursive_definition
false
r_stat@
'R_c23 _cout_da 1S •
"R c23 cout_dslS (RState R ctr0 R ctrl R_ctr2 R_ctr3 R_JbusA_latch R_fsm_statm
R_fsm_ala_ R_fsm_m_y_ R fsm_last_ R_fsm_rst R int0 dis
R_int3_dis R_c01_cout_dal R_intl an R_c23_cout_dal
R_int2_an R_wr R_cntlatch_dal R_srCy_del_ R_rsg_msl
R_ctr0 in R_ctr0_m&LK eel R_ctr0 ird@n R_ctr0 cry
R ctr0_n@w R_ctr0_out R ctr0 arden R_ctrl_in
R_ctrl_m_zx_sal R ctrl_irdmn R_ctrl_cry R_ct£1 new
R_ctrl out R ctrl arden R_ctr2_in R ctr2_mux eel
R_ctr2 irden R_ctr2_cry R_ctr2_naw R_ctr2_out
R_ctr2 arden R_ctr3_in R_ctr3_mux_sel R ctr3_irden
R ctr3_cry R__ctr3 __ew R_ctr3_out R_ctr3_ordan
R_icr_load R_icr_old R_icr_mask R icr R_icr_rden R_ccr
R_ccr rden R__cr R_gcr_rden P_mr R_sr_rdsn)
= R_c23_cout d@l";;




-R_int2_anS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R fsm_stats
R_fsm_ale R_fsm_mrdy_ R_fsmt_last_ R_fsm_rst Rint0_dis
R int3_dis R_c01_cout_del R_intl_en R_¢23_coutdel
R int2_en R wr R cntlatch_dal R srdy_del R_reg_s@l
R ctr0in R_ctr0_mux_sal R_ctr0_irden R_ctr0cry
R_ctr0new R ctr0_out R ctr0_ordan R_ctrl_in
R ctrl_mux_sal R_ctrl_irden R_ctrl_cry R_ctrl_nmw
R ctrl_out R_ctrl_orden R_ctr21n R ctr2_mux_sal
R_ctr2irdan R_ctr2_cry R ctr2new R_ctr2_out
R_ctr2 arden R_ctr3 in R_ctr3_mux eel R ctr3_irdan
R_ctr3_cry R__ctr3_new R_ctr3o_t R__ctr3ordan
R_icr_load R_icr_old R_icrmask R_icr R_icr_rden R_ccr
R_¢crrdan R__cr R_gcrrden R_sr R_sr_rden)
= R int2_enm;s




"R_wrS (RStata R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_stata
R_fsm_ala_ R_fsm_mrd__ R felt_last_ R_fsm_rst R_int0_dis
R_int3_dis R_c01_cout_del R_intlan R_c23coutdal
R_int2_an R_wr R_cntlatch_dal R_srdydel_ R_rsg_sel
R ctr0_in R_ctr0__mzxsel R_ctr0_irdan R_ctr0_cry
R_=tr0_new R ctr0_out R_ctr0 arden R_ctrl in
R_ctrl_mux_sal R_ctrl_irdan R_ctrl_cry R_ctrl_naw
R ctrl out R_ctrl_ordan R_ctr2_in R_ctr2_mux ms1
R_ctr2_irden R_ctr2_cry R ctr2_naw R_ctr2out
R_ctr2 arden R ctr3_in R_ctr3__zx_ssl R_ctr3 irdsn
R_ctr3_cry R_ctr3_new R_ctr3out R_ctr3_ordan
R_icr_load R_icr_old R_i=r_mask R_Icr R_icrrden R_ccr
R_ccr_rden R_gcr R__cr_rden R mr R_sr_rden)
= R_wr";;




"R_cntlatch_dalS (RStata R_ctr0 R ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_stats
R_fsm_ala_ R_fsm_mrdy_Rfsm_last_ R_fsm_rst R_Int0_dis
R_int3_dis R_c01_cout_del R_intl_en R¢23_cout_de1
R_int2 en R_wr R cntlatch_dsl R_erdy_dsl_ R_rsg eel
R ctr0_in R_ctr0_mux_sal R_ctr0_irden R_ctr0_cry
R_ctrO_nawR_ctrO_out R_ctr0_orden R_ctrl_in
R_ctrl_muxsal R ctrl_irdan R_otr1_cry R_ctrl_new
R ctrl_out R_ctrl_ordan R_ctr2_In R_ctr2_muxsal
R_ctr2 irdan R_ctr2 cry R_ctr2 new R_ctr2_out
R ctr2_orden R_ctr3_in R ctr3_mux eel R_ctr3 irdsn
R ctr3_cry R ctr3_n@w R_ctr3_out R ctr3_ordan
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R_icr_load R_icr_old R_icr_mamk R_icr R_icr_rden R_ccr
R_ccr_rden Rjcr R gcr_rden R mr R_•r_rden)
= R_cntlatch_del"; ;
let R_srdy del S = new_recur•ive_defizLitlon
false
r_state
'R_• rdy_de l_S '
"R_srdy_del_S (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_bumA_imtch R_f•m_mtate
R_fsm ale_ R_fmm mrdy_ R_fsm last_ R fsm_rmt R_int0 di•
R_int3_dim R_c01_cout_del R_intl_en R_c23_c_It_del
R inU2_en R_wr R_cntlatch_del R_mrdy_del_ R_reg_mel
R_ctr0_In R_ctr0 mux_•ol R_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_ordsn R_ctrl_in
R_ctrl__x_mel R ctrl_irden R ctrl_cry R_ctrl new
R_ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_mux_mel
R_ctr2_irden R ctr2_cry R_ctr2_new R ctr2_out
R_ctr2_ordem R_ctr3 in R_ctr3_m_x •el R_ctr3_irden
R_ctr3_cry R_ctr3_new R_ctr3_ont R_ctr3_orden
R_icr_load R_icr_old R_icr_mamk R icr R_icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R_mr R_sr_rden)
-- R srdy_del_"; ;






R ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fmm•tate
R_fmm_ale_ R_fsw__mrdy_ R_fsm_lamt_ R fm__rst Rint0_dim
R int3 dis R_c01_cout_del R_intl_en R c23_cout_del
R_int__en R_wr R_cntlatch_del R srdy_del_ R_rog_mel
R_ctr0_in R_ctr0mux_mel R_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctrO_out R ctr0_orden R_ctrl_in
R_ctrl_mux_sel R_ctrl_irden R_atrlcry R ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R_atr2_mux_sel
R_ctr2_irden R_atr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R ctr3_in R_ctr3mux_mel R_ctr3_irden
R_ctr3_cry R_ctr3new R_ctr3_out R_ctr3_orden
R_icr_load R_icr_old R icrmamk R_icr R_icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R_mr R_mr_rden)




"R ctr0_inS (RState R_ctr0 R_ctrl R ctr2 R_ctr3 R_bumA_latch R fmm mtate
R fmm_ale_ R fmm_mrdy_ R_fmm_lamt_ R_fmm_rst R_int0 die
R_int3_dis R c01_cout_del R intl_en R_c23_coutdel
R int2_sn R_wr R_cntlatch_del R•rdy_del_ R_reg_mel
R_ctr0_in R_ctrO_Nux_mal R_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0orden R ctrl_in
R_ctrl_mux_sel R ctrl_irden R ctrl_cry R ctrl_new
R_ctrl_out R_ctrl_orden l%_ctr2_in R_ctr2_mux_sel
R_ctr2_Irden R ctr2_cryR_ctr2_new R_ctr2out
R_ctr2orden R_ctr3_in R_ctr3_muxsel R_ctr3_irden
R_ctr3_cry R_ctr3_new R_ctr3_out R ctr3_orden
R_icr_load Riot_old R_icrmamk R_icr R_icr_rden R_ecr
R_ccr_rden R_gcr R_gcr_rdon R_mr R_mr_rden)
. R_ctr0_in#_;




"R_ctr0_mux_•olS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_bumA_latch R_fsm_mtate
R_fmm_al$_ R_fmm._mrd¥_ R_fmm_lamt_ R fsw._rmt R_int0_dis
R int3_dis R_c01_cout_del R_intlen R_c23_cout_del
R_int2_en R_wr R_cntlatch_d@l R_•rdy_del_ R_reg_sel
R__ctr0_in R_ctr0_mux_sel R ctr0_irden R ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctrlin
R_ctrl_mux_mel R_ctrlirden R_ctrl_cry R_ctrlnew
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R_ctrZ_out R_ctrl_orden R_ctr2_in R_ctr2_mux_sel
R_ctr2_trden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R__ctr3_in R ctr3_mux_sal R_ctr3_irden
R_ctr3_c_ l__ctr3_new R_ctr3_out R_ctr3_orden
R_:Lcr_load R_lcr_old R icr_mask R_icr R_tcr_rden R_ccr
R_ccr_rden R__cr R_gcr_rden R_sr R sr_rden)
-- R ctr0_mux_sel"; ;




-R ctr0_irdanS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R_fsm_state
R_fsm_ele_ R_fsm mrdy_ R fern_lest_ R_fsm_ret R_int0_dis
R_int3_dis R__c01_cout_del R_intl_en R_c23_cout_del
R_int2_en R wr R_cntlatch_del R_srdy_del_ R_reg_sel
R_ctr0_in R_ctr0 mux_sel R ctr0_irdsn R_ctr0_cry
R_ctr0 new R ctr0 out R_ctr0_orden R_ctrl in
R_ctrl_mux_sel R_ctrl irden R_ctrl_cry R ctrl_new
R_ctrl_out R_ctrl orden R_ctr2 In R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2 new R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux eel R_ctr3_irdan
R_ctr3_cry R ctr3_new R_ctr3 out R_ctr3_orden
R let_load R_Icr_old R_Icr_mask R_icr R_icr_rden R_ccr
R ccr_rden R_gcr R_gcr_rden R sr R_sr_rden)
= R ctr0_irden"; ;




"R_ctr0_cryS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R_fsm_stat@
R_fs__&l@_ R_fsm_mrdy_ R_fsm_lest_ E_fsm_rst R_Int0_dis
R_int3_dim R__c01 cout_del R_intl_en R c23_cout_del
R_int2_en R wr R_cntlatch_del R mrd¥_del_ R rag_me1
R_ctr0_in R_ctr0__Ix_mel R_ctr0 Irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R ctrl_in
R =trl_mux eel R_ctrl_irden R ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R ctr2_mux_ssl
R_ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R ctr2_orden R_ctr3 in R_ctr3_mux_ssl R_ctr3_irden
R_ctr3_cry R_ctr3 new R_ctr3 out R_ctr3_orden
R_icr_load R_Icr_old R_Icr mask R_Icr R_Icr_rden R_ccr
R_ccr_rden R__gcr R_gcr_rden R_ST R_sr_rden)
= R_ctr0_cry"; ;




"R_ctr0_nawS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fs__stete
R_fs__al@ R_fsEt_mrdy_ R_fsm_lest_ R fs__ret R_Int0dis
R_Int3_dis R_c01_cout_del R_intl_en R_c23_cout dsl
R_Int2_en R_wr R_cntletch_d@l R_srdy_del_ R_reg_sel
R_ctr0_in R_ctr0 mux_sel R_ctr0_Irden R ctr0_cry
R_ctr0_new P._ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl mux_sel R_ctrl_irden R_ctrl_crF R_ctrl_new
R ctrl_out R_ctrl_orden R ctr2_in R_ctr2_s_uE_sel
R_ctr2_irden R__ctr2_cry R_ctr2_new R ctr2_out
R_ctr2 orden R_ctr3_in R ctr3_mux eel R_ctr3_irden
R_ctr3_cry R_ctr3_new R_ctr3_out R_ctr3_orden
R icr_load R_lcr_old R_$cr_mask R_Icr R_icr_rden R ccr
R_ccr_rden R_gcr R_gcr_rden R_sr R sr_rden)
= R ctr0_new"; ;




"R_ctr0_outS (RState R_ctr0 R_ctrl R_ctr2 R_=tr3 R_busA_latch R_fsm_state
R_fsm_&le_ R fsm_mrdy_ R_fsm_lamt_ R fsm_rst R_int0_dis
R_Int3_dls R_c01_cout_del R_intl_en R ¢23_cout_del
9O
R_int2_en R wr R cntlatch_del R_srdy_dal_ R rag_sol
R ctr0_In R_ctr0 mUX_lel R_ctr0_irdan R_ctr0_cry
R ctr0_naw R_ctr0_out R_ctr0 arden R_ctrl in
R_ctrl_mux_sal R_ctrl Irden R_ctrl_cry R ctrl_nsw
R_ctrl out R_ctrl_orden R_ctr2 in R_ctr2_mux_sal
R ctr2_irdan R_ctr2_cry R_ctr2_naw R_ctr2 out
R ctr2_orden R ctr3_In R_ctr3_mux sel R ctr3_irdan
R_ctr3_cry R ctr3_naw R_ctr3_out R_ctr3_ordan
R_icr_load R_icr_old R icr mask R icr R_icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R_lr R lr_rdan)
= R_ctr0_out"; ; -
let R_ctr0_ordsnS = new_racurlive definitlon
falla
r_state
'R_ct r 0_ordanS '
-R_ctr0_ordenS (RStata R_ctr0 R ctrl R_ctr2 R ctr3 R_bulA_latch R_flm_ltate
R_flm ale R_flm_mrdy_ R_fmm_lalt_ R_flm_rlt R int0 dll
R_int3 dll R_c01_cout_dal R_intl_en R_c23_cout_del
R_Int2 an R_wr R_cntlatch_del R_Irdy_del R_rmg_lel
R_ctr0 in R_ctr0 mux_lal R_ctr0_Irdln R_ctr0 cry
R ctr0 new R_ctr0_out R_ctr0 arden R_ctrl_in
R ctrl_mux lal R ctrl_irdan R_ctrl_cry R ctrl nlw
R_ctrl_out R_ctrl_ordan R_ctr2_in R_ctr2_mux lal
R ctr2_irdan R_ctr2 cry R_ctr2_naw R_ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3_mux_mal R_ctr3_irdan
R_ctr3_ery R_ctr3 new R_ctr3 out R_ctr3_ordan
R lot_load R_icr_old R_icr_mlmk R icr R_icr rden R_ccr
R_ccr_rdln R__cr R_gcr_rdan R_lr R_lr_rdln)
= R_ctr0_ordan"; ;




"R_ctrl_i_S (RStata R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_flm_ltata
R_flm ale_ R_flm_mrdy_ R flm lalt_ R_flm_rlt R int0_dil
R int3 dla R_c01 tout_de1 R intl_ln R_c23_cout_del
R int2_an R wr R_cntlatch_del R_lrdy_dll_ R_reg_lll
R_ctr0_in R_ctr0_muxmal R_ctr0_irdan R ctr0cry
R_ctr0naw R_ctr0_out R_ctr0_ordan R ctrl_In
R_ctrlmux_lal R_ctrl_irdan R_ctrl_cry R ctrl_new
R_ctrl_out R_ctrl_ordan R_ctr2in R_ctr2_mux_eal
R_ctr2_irdan R_ctr2_cry R_ctr2naw R_ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3_mUX_lel R_ctr3irdan
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_ordan
R icr load R_Icr_old R_icr_malk R icr R_icr rden R ccr
R_ccr rden R_gcr R_gcr rden R_lr R_lr rdln)
= R_ctrl In";;




"R_ctrl_mUX_lllS (RStata R_ctr0 R_ctrl R_ctr2 R ctr3 R_bulA_latch R_flm_ltate
R_flm_ale_ R_flmmrdy_ R_fmm_lalt_ R flm_rlt R_int0_dll
R_int3_dll R c01_cout_dal R_intl_an R_c23_cout_del
R_Int2_en R wr R cntlatch_dal R_lrdy_dal_ R_rag_lal
R ctr0_in R_ctr0_muxmel R_ctr0_irdan R_ctr0_cry
R_ctr0_naw R_ctr0_out R ctr0_ordan R ctrl_in
R_ctrlmUX_lel R_ctrl_irden R_ctrl_cry R_ctrlnaw
R ctrl_out R_ctrl arden R_ctr2 in R_ctr2_mux_sll
R_ctr2irdan R_ctr2_cry R otr2_naw R_ctr2_out
R_ctr2_ordan R_ctr3 in R_ctr3 mux ill R_ctr3 irden
R_ctr3_¢ry R_ctr3_naw R_ctr3_out R_ctr3_ordan
R_icr_load Riot_old R icr_mamk R icr R_Icr_rdan R_ccr
R ccr_rdan R_gcr R_gcr_rdan R_lr R_lr_rden)
. R_ctrl mux_sal";;





"R_ctrl_irdenS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm state
R_fmw__ale_ R_fs_ mr_y_ R_fsm_l&st_ R_fsm__rst R_int0_dis
R_int3_di8 R_c01_cout_dal R_intl_en R_c23_cout_del
R_Int2_on R_wr R entlatch_dol R_sr_y_dol_ R_rog_sol
R_ctr0_in R_ctrO_mux_mel R_ctr0_irdon R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctrl_in
R ctrl_mux_mol R_ctrl_iraon 1%_ctrl_cry R ctrl_new
R_ctrl_out R ctrl_ordon R_ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3_mux_sel R ctr3_irdon
R_ctr3_cry R_ctr3_now R_ctr3_out R ctr3_orden
R_icr_load R_icr_old R_Icr_mask R_icr R_icr_rden R ccr
R_ccr_rden R_gcr R_gcr_rden R sr R sr_rden)
-- R_ctrl_irdon"; ;




-R_ctrl_crys (RStato R_ctr0 R_ctrl R ctr2 R_ctr3 R busA latch R_fJm_state
R_fgm_ale_ R_fs___rdy_ R fs__l&st R_fsm..rst R_int0 die
K_int3_dl8 R_c01_eout do1 R intl_on R_e23_cout_dol
R_int2_on R_wr R_cntlatch_del R_srdy_del_ R tog_eel
R_ctr0_in R Ctr0_nnlx_sel K_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl_mux_sel R_ctrl irden R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_etr2 in R_ctr2_nmx_8ol
R_ctr2_irdan R ctr2_cry R_ctr2_now R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3 mux_sel R_ctr3_irden
R_ctr3_cry R_ctr3 new R_ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_icr_mask R_icr R_icr_rden R_ccr
R_ccr_rden R__gcr R_gcr_rdon R_sr R_sr_rden)
= R_ctrl_cry"; ;




-R_ctrl_newS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_state
R_fsm_alo_ R_fs__ R_fsm_last_ R_fsm_rst R_int0_di8
R int3 dis R_e01_cout_dol R_intl_on R_c23_aout_del
R int2_en R_wr R_cntlatch_del R_srdy_del_ R_reg_sel
R ctr0_i_ R_ctr0_mILK_sol R ctr0_irdon R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R ctrl_in
R_ctrl_mux_sol R ctrl_irdon R_ctr1_cry R_ctrl_new
R_ctrl_out R_etrl_orden R_ctr2_In R_ctr2_mux_sol
R ctr2_irdon R_ctr2_cry R_ctr2_now R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3 mux_sol R_ctr3_irden
R_ctr3_cry R_ctr3_now R_ctr3_out R_ctr3_ordon
R icr load R_icr_old R_icr_mask R_icr R icr_rdon R_ccr
R ccr_rden R_gcr R__gcr_rden R_sr R sr_rden)
= R ctrl_now"; j




"R ctrl_outS (RState R_ctr0 R ctrl R_ctr2 R_ctr3 R_h_IsA_latch R_fsm_stato
R_fsm_alo_ R_fgl_mrdy_ R_fs__last_ R_fs__rst R_Int0_die
R_int3_dis R c01_cout_del R_intl_en R_c23_cout_dol
R int2_en R_wr R_cntlatch_del R_srdy_del_ R_rog_sel
R_ctr0_in R_ctr0_mux_s@l R_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0 out R_ctr0_orden R_ctrl_In
R_ctrl_mux_sol K ctrl_irdon R ctrl_cry R ctrl_now
R_ctrl_out R_¢trl_ordon R_ctr2 in R_ctr2_mux_sel
R_ctr2_irden R ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R ctr3_in R_ctr3_mux_sol R ctr3_irden
R_ctr3_cry R_ctr3_now R ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_icr_mask R_icr R_icr_rdon R_ccr
R_ccr_rden R_gcr R__gcr_rden R_gr R_sr_rden)
= R_ctrl_out"3;
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"R_ctrl_ordanS (RState R_ctr0 R_ctrl R ctr2 R_ctr3 R bumA_latch R_fsm state
R fern ale_ R_fmm mrdy_ R_fmm last_ R_fsm_rmt R int0_dim
R_int3_dim R_c01_co_zt_del R_intl_an R c23_cout del
R int2_en R wr R_cntlatch del R_srdy_del_ R_reg_sel
R_ctr0 In R_ctr0_n_x reel R_ctr0_irden R_ctr0_cry
R_ctr0_new R ctr0_out R_ctr0_orden R ctrl_Iz_ _
R_ctrl_mux eel R_ctrl_irden R_ctrl_cry R_ctrl new
R_ctrl out R_ctrl_orden R_ctr2_in R_ctr2_mux_mel
R_ctr2_Irden R_ctr2 cry R_ctr2_naw R ctr2_out
R_ctr2_orden R ctr3_In R ctr3_mux_eel R_ctr3_irden
R_ctr3_cry R_ctr3_new R ctr3_out R_ctr3_orden
R_icr_load R icr_old R_icr mamk R_icr R_icr rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R mr R_sr rden)
= R_ctrl_ordan"; ;




-R ctr2 ins (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_bumA_latch R_fmm_state
R_fmm_ale_ R fmm_mrdy_ R_fmm_lamt_ R_fmm_rmt R_Int0_dis
R_Int3_dim R c01_cout_del R_intl_en R_c23_cout_dsl
R_Int2_en R_wr R cntlatch_dal R_mrdy_del_ R_ra__mel
R_ctr0_in R ctr0_mux_sel R_ctr0_irden R_ctr0_cry
R_ctr0 new R_ctr0_out R_ctr0_orden R ctrl in
R_ctrl_mux_sel R ctrl_irden R_ctrl_cry R ctrl_new
R_ctrl_out R ctrl_orden R ctr2_In R ctr2_mux_mel
R_ctr2_irden R ctr2_cry R ctr2_new R_ctr2_out
R_ctr2orden R ctr3_in R_ctr3_mux_mel R_ctr3_irden
R_ctr3_cry R ctr3_naw R_ctr3 out R ctr3_orden
R_icr_lomd R_icrold R_icr_mask R_icr R_icr_rden R ccr
R_ccr_rden R_gcr R_gcr_rden R_mr R_mr_rden)
• R_ctr2 in";z




"R_ctr2_mu__selS (RState R__ctr0 R__ctrl R_ctr2 R_ctr3 R_busA_latch R_fmm_state
R_fmm ale_ R_fmm mrdy_ R_fsm_lamt_ R fmm rmt R_int0 dim
R_int3dim R_c01_cout_dal R intl_en R_c23_cout_d$1
R_int2en R wr R_cntlatch_aal R_srdy_del_ R_reg_sal
R__ctr0_in R_ctr0mux_mel R__ctr0irden R_ctz0_cry
R_ctr0_new R_ctr0_out R_ctr0_orden R_ctrl_In
R_ctrl_mux_sel R_ctrl_irden R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_muxmel
R_ctr21rden R_ctr2_cry R ctr2_new R_ctr2_out
R_ctr2_orden R ctr3_in R ctr3_mux_eel R_ctr3_irden
R_ctr3_cry R_ctr3_naw R ctr3_out R_ctr3_orden
R let_load R_icr_old R_icr mask R icr R icr_rden R_ccr
R_ccrrden R_gcr R_gcr_rden R_sr R sr_rden)
. R_ctr2_mux_sel";;




"R_ctr2 irdenS (RState R_ctr0 R_ctrl R ctr2 R_ctr3 R_busA latch R fsm_stata
R_fmm ale_ R_fmm_mrdy_ R fmm_last_ R fm__rmt R_int0_dis
R_int3dim R c01_coutdel R_intl_an R_c23_cout_del
R_int2_en R wr R_cntlmtch_dal R mrdy_del_ R rmg_mel
R ctr0_in R ctr0_mux_mel R ctr0_irden R_ctr0_cry
R__ctr0_new R__ctr0_out R ctr0_ordan R ctrl In
R_ctrlmux_mel R_ctrl_irden R_ctrlcry R ctrl_new
R_ctrl out R ctrl_orden R ctr2_in R_ctr2_mux eel
R_ctr2_irden R_ctr2_cry R_ctr2new R_ctr2_out
R ctr2 orden R_ctr3_in R ctr3 mux mel R_ctr3_irden
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R_ctr3_cry R_ctr3_new R_ctr3_out R_ctr3 arden
R_icr_load R let_old R_icr_mask R_icr R icr_raan R_ccr
R_ccr_rden R_gcr R__cr_rden R_sr R_sr_rden)
= R ctr2_Irden"; ;




"R_ctr2_cryS (RStato R_ctr0 R_ctrl R ctr2 R_ctr3 R_busA_latch R_fsm__ststo
R_fsm ale R_f sm_mr_y_ R_f sm_la0t R_f sm_rsE R_int 0_dis
R_int3_dis R_c01_cout_del R_intl_an R_c23_cout_dal
R_int2_en R_wr R_cntlatch_aal R_sr_y_dal_ R rag_sel
R ctr0_In R_ctr0_mux_sal R_ctr0_irdan R_ctr0_cry
R_ctr0_naw R ctr0_out R_ctr0_orden R_ctrl in
R_ctrl_mux_sal R_ctrl_Irden R_ctrl_cry R_ctrl new
R_ctrl_out R_ctrl_oraan R ctr2_in R_ctr2_Hux sol
R_ctr2_irdon R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordon R_ctr3_in R ctr3_mux_ssl R ctr3_irden
R_ctr3_cry R_ctr3_new R_ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_icr_mask R_icr R_icr_rdan R_ccr
R ccr_raan R_gcr R_gcr_rden R_sr R_sr_rden)
= R_ctr2_cry"; ;




-R_ctr2_newS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_stata
R_fsm_ale_ R_fsm_mr__ R fsm_last_ K_fsm_rst R_int0_dis
R_int3_di0 B_c01 ¢out_dal R_intl_en R_c23_cout_del
R_Int2 an R_wr R_cntlatch_dal R_srdy_dal_ R reg_sel
R_ctr0_in R_ctr0_Ralx_sel R_ctr0_Irden R_ctr0_cry
R ctr0_naw R ctr0_out R_ctr0_orden R_¢trl in
R_ctrl_mux_sol R_ctrl_Irden R_ctrl_cry R__ctrl_now
R ctrl out R_ctrl_ordan R_ctr2_In R ctr2_mux sol
R ctr2_irdan R_ctr2_cry R_ctr2 new R ctr2 out
R ctr2_ordan R_ctr3 in R_ctr3_mux ssl R_ctr3_irden
R_ctr3_cry R_ctr3_new R ctr3_out R ctr3_orden
R_icr_load R_icr old R_icr_mask R icr R icr_rden R_ccr
R_ccr_rden R_gcr R gcr_rdan R_Jr R_sr_rdan)
= R_ctr2_naw'; j
let R_ctr2_outS = now_racurslvs_dafinition
false
r_state
,R_ct r2_out S '
"R_ctr2_outS (RStata R_ctr0 R_ctrl R_ctr2 R_ctr3 R_k_sA_latch R_fs_t_state
R_fsm ale_ R_fsm_mr_y_ R fern_last_ R_fsm_rst R_int0_dis
R_int3_dis R c01 tout_de1 R_intl_on R_c23_¢out_del
R int2_en R_wr R_cntlatch_dal R_sr__dsl_ R_rog_sel
R_ctr0_in R_ctr0 mux_sal R_ctr0_irdon R_ctrO cry
R_ctr0_new R_ctr0_out R_ctr0_ordan R_ctrl_in
R_ctrl mux 8el R_ctrl_irdan R_ctrl cry R_ctrl new
R_ctrl_out R_ctrl arden R_ctr__In R_ctr2_mux_ssl
R ctr2 irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordon R_ctr3_in R_ctr3_mux sol R_ctr3_irden
R_ctr3 cry R_ctr3_now R_ctr3_out R ctr3_orden
R_icr_load R_icr old R_Icr_mask R_icr R_icr_rdan R_ccr
R ccr_rden R_gcr R_gcr_rdan R_sr R_sr rden)
= R_ctr2_out";
let R_ctr2_ordanS = new_racurslvo_definition
false
r_state
• R_ct r2_ordanS _
-R_ctr_ ordsnS (RState R ctr0 R_ctrl R_ctr2 R ctr3 R_busA_latch R_fsm_stato
R_fsm_ala_ R_fsm_mzdy_ R_fsm_last_ R_fs__rat R_int0_dis
R_int3_di0 R_=01_cc_t_del R_intl_en R_c23 cout_del
R_int2_en X_wr R_cntlatch_del R_srdy dsl_ R_reg_sel
R_ctr0 in R ctr0_mux_sel R ctr0 irdsn R_ctr0 cry
R ctr0_naw R_ctr0_out R_ctr0_orden R ctrl_in
= R_ctr2_orden";;
R_ctrl_mux_selRctrl_irden R ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_ordan R ctr2_in R_ctr2_mux_mal
R_ctr2_Irdsn R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordsn R_ctr3_in R_ctr3_mux_sel R_ctr3_irden
R ctr3_cry R ctr3_new R_ctr3_out R_ctr3_orden
R_icr_losd R_icr_old Riot_mask R_icr R_Icr_rden R_ccr
R_ccr_rdan R_gcr R_gcr_rden R_mr R sr_rden)




"R_ctr3_inS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fmm_mtate
R_fsm_ale_ R_fsm_mrdy_ R_fs__lamt_ R_fmm_rst R_int0_dis
R_int3_dis R_c01_cout_del R_intlen R_c23cout_del
R int2_an R_wr R_cntlatch_dal R_srdy_del_ R_reg_sel
R_ctr0_in R ctr0 mux eel R ctr0_irdan R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0ordan R_ctrl_in
R_ctrlmux_sel R_ctrl_irden R_ctrl_cry R_etrl_new
R__ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_mux_sal
R ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R ctr3_in R_ctr3 mux_mel R_ctr3 irden
R ctr3_cry R_ctr3_new R_ctr3 out R_ctr3 orden
R_icr_load R_Icr_old R_icr_mamk R_icr R_icrrdan R_ccr
R_ccr_rden R_gcr R gcr_rden R_sr R mr_rden)
m R ctr3_in";;




"R_ctr3_mux_selS (RState R_ctr0 R_ctrl R_ctr2 R__ctr3 R_bumAlatch R__fmm_mtate
R_fmm ale_ R fmm mrdy_ R_fsm last_ R_fmm_rst R_int0_dis
R_int3_dim R_c01_cout_dal R intl_en R_c23cout_del
R_int2_en R_wr R_cntlatch_del R_srdy_del_ R re__mel
R_ctr0_in R ctr0__zxsel R_ctr0_irden R_ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_ordan R_ctrl_in
R ctrl mux eel R_ctr1_irden R_ctrl_cry R ctrl_new
R_ctrl_out R_ctrl_ordan R ctr2_in R_ctr2_mux_sel
R_ctr2_irden R ctr2_cry R ctr2_naw R ctr2_out
R_ctr2_orden R_ctr3_in R_¢tr3_mux_mel R_ctr3_irden
R_ctr3 cry R_ctr3 new R_ctr3_out R_ctr3 orden
R_icr_load R_Icr_old R_icr_mamk R icr R_icr_rdan R_ccr
R_ccr_rden R_gcr R_gcr_rden R mr R mr_rdan)
: R_ctr3_mux_ssl";;




"R ctr3_irdenS (RState R_ctr0 R_ctrl R ctr2 R_ctr3 R_bumA_latch R fem_mtate
R_fsm_ale_ R_fsmmrdy_ R_fsm_last_ R_fsm_rmt R_int0_dis
R_int3_dim R_c01_cout_del R_intl_en R_c23_cout_del
R_int2_en R_wr R_cntlatch_del R_mrdy_del_ R_reg_mel
R_ctr0_in R_ctr0mux_mel R_ctr0_irden R ctr0_cry
R_ctr0_new R_atr0_out R ctr0_orden R_ctrl_in
R_ctrl_mux_sel R_ctrllrden R_ctrl_cry R_ctrl_new
R_ctrlout R_ctrl_orden R_ctr21n R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_orden R_ctr3_in R_ctr3mux_eel R_ctr3_irden
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3orden
R_icr_load R_icr_old R_icr_mamk R_icr R icr_rden R_ccr
R ccr rden R_gcr R_gcr_rden R_sr R_sr rden)
: R_ctr3_irden";;




-R_ctr3_cryS (RState R_ctr0 R ctrl R_ctr2 R_ctr3 R_bueA_latch R fsm state
R_fmm_ala_ R_fs__mrdy_ R_fsm lamt_ R_fmm rmt R int0_dis
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R_int3_dis R_c01_cout_del R_intl_en R_c23_eout del
R_int2_en R_wr R_¢ntlatch_dml R_srdy dtl_ R_reg_sml
R_ctr0_in R_ctr0_mux_eel R_ctr0_irden R_ctr0_c_
R_¢tr0_naw R ctr0_out R__ctr0_orden R_ctrl_in
R_ctrl_mux_mel R_ctrl_irden R_ctrl_cry R_ctrl_naw
R_ctrl_out R_ctrl_ordan R ctr2_in R ctr2_mux_sal
R_ctr2_irdsn R_ctr2 cry R_ctr2_nsw R_ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3_mux_ssl R_ctr3 irden
R_ctr3_cry R ctr3_new R_ctr3_out R_ctr3_orden
R_icr_load R_icr old R icr mask R icr R icr rdsn R_ccr
R_ccr_rden R_gcr R_gcr_rdsn R_mr R_mr_rden)-
-- R__ctr3_cry"; ;




"R_ctr3_newS (RState R_ctr0 l%_ctrl R_¢tr2 R_ctr3 R_busA_latch R_fsm_state
R_fmut ale_ R_fsm mrdy_ R from_last_ R_fsm_rmt b_int0_dim
R int3_dis R_c01_cout_del R_intl_en R_¢23_cout de1
R int2_en R_wr R_cntlatch_dal R_mrdy_dal_ R_reg_ssl
R ctr0_In R_ctr0_mux_mel R_ctr0_irdan R ctr0_cry
R_ctr0_new R_ctr0_out R_ctr0_ordan R_ctrl_in
R_ctrl_mux_mel R ctrl_irden R_¢trl_cr_ R_ctrl_new
R_ctrl_out R_ctrl_orden R ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R_ctr2_nsw R_ctr2_out
R_ctr2 arden R_ctr3_in R_ctr3_mux_ssl R_ctr3_irden
R_ctr3_cry R_ctr3_new R_ctr3_out R ctr3_ordan
R_icr_load R_icr old R icr mask R_icr R_icr_rdan R_ccr
R ccr_rden R_gcr R_gcr_rden M_mr R_sr_rden)
= R_ctr3_new#; ;




"R_ctr3_outS (RState R air0 R_ctrl R_ctr2 R_ctr3 R_]ousA_l&tch R_fs__state
P. fs__ale_ R_flmt_mrdy_ R_fsm_last_ R_fsm rst Rint0_dim
R_int3_dis R_c01 cout_del R intl_en R_c23_cout_del
R_int2_on R wr R_cntlatch_del R_srdy_dsl_ R_rog_sol
R ctr0_In R_ctr0 mux_mel R_ctr0_irdan R_ctrO_cry
R_ctr0 new R_ctr0_out R_¢tr0_orden R_ctrl_in
R_ctrl_Jmlx reel R_ctrl_irden R_¢trl_cry R_ctrl_naw
R_ctrl_out R ctrl_orden R_ctr2_in R_ctr2 mux_msl
R ctr2_irdan R_ctr2 cry R_ctr2 new R ctr2 out
R ctr2_orden R_ctr3_in R_ctr3_mux mml R_ctr3_irdan
R_¢tr3_cry R_ctr3_new R__ctr3_out R_ctr3_ordan
R_icr_load R_icr_old R_icr_mamk R_icr R_icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rdsn Rmr R_mr_rden)
B R_ctr3_out#; ;
let R_ctr3_ordenS - nsw_recurmive_definition
false
r_mtate
'R c t r 3_ordenS '
"R_ctr3_ordenS (RState R_ctr0 R_ctrl R_ctr@ R_ctr3 R_bumA_latch R_fsm_state
R_fmm ale_ R_fmm mr@_ R from_last_ R_fsm_rmt R int0_dim
R_int3_dim R_c01_cout_del R_intl_en R_c23_cout_dml
R int2_en R_wr R_¢ntlatch_del R_mx_ly_del_ R_reg_mel
R ctr0_in R ctr0_mux reel R_ctr0_irdmn R ctr0_cry
R ctr0_new R_ctr0_out R_ctr0 arden R_ctrl_in
R_ctrl_mux_mel R_otrl_irdan R ctrl cry R otrl_new
R_ctrl_out R_ctrl arden R_ctr2 in R ctr2_Jnux_sal
R_ctr2_irden R ctr2_cry R_ctr2_new R_ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3_mux_msl R_ctr3_irden
R_ctr3_cry R_ctr3_naw R_c_r3_out R_ctrB_orden
R_icr_load R_icr_old R_icr_mask R_icr R icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rdsn R_mr R_mr_rden)
. R_ctr3_ordsn"; ;





"R_icr_loadS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R busA_latch R_fsm_state
R__fmm_&le_ R_fmm_mrdy_ R_fsm_last_ R_fsm_rst R int0_dis
R_Int3_dim R_c01_cout_del R__intl_en R_c23_cout_del
R_int2_en R_wr R_cntlatch dsl R_srdy_dal_ R_reg_sel
R_ctr0_In R_ctr0_m_x_sel R_ctr0_irdan R_ctr0 cry
R ctr0_naw R ctr0_out R_ctr0_orden R_ctrl_in
R_ctrl_mux_mal R_ctrl_irden R_ctrl cry R_ctrl_nsw
R ctrl_out R_ctrl_ordan R ctr2_in R_ctr2_mux_sel
R_ctr2_Irden R_ctr2 cry R ctr2_new R ctr2_o_t
R_ctr2_orden R_ctr3 in R_ctr3_mux_mal R_ctr3 Irdan
R_ctr3 cry R_ctr3_new R ctr3_out R_ctr3_orden
R_Icr_load R_icr_old R_icr mask R_icr R_icr_rden R ccr
R_ccr_rden R_gcr R__gcr_rden R_sr R_sr_rdan)
= R_icr_load";;




"R_icr oldS (RState R_ctr0 R_ctrl R_ctr2 R_ctr3 R__busA_latch R_fmm_state
R_fsm_ale_ R_fsm_mrdy_ R_fsm_last R_fsm_rst R_Int0_dis
R_int3_dis R_c01_cout_dal R_intl_an R_c23_cout_del
R_int2_en R_wr R_cntlatch_del R_srdy_del_ R_reg_sel
R_ctr0 in R_ctr0_mux_mel R_ctr0 Irden R ctr0_cry
R_ctr0 new R_ctr0 out l%_ctr0 ordan R ctrl in
R_ctrl mux_sal R__ctrl Irden R ctrl cry R_ctrl_naw
R_ctrlout R_ctrlordan R_ctr2_in R_ctr2mux_mal
R_ctr2_irdan R_ctr2_cry R_ctr2_new R ctr2out
R_ctr2ordan R_ctr3_in R__ctr3_mnxsal R ctr3_irden
R_ctr3_cry R_ctr3_new R ctr3_out R_ctr3ordan
R_icr_load R_icr_old R_icr_mamk R_icr R_Icrrden R_ccr
R_ccr_rd@n R_gcr R_gcrrdan R_mr R_srrdan)
= R_Icr_old";;




"R_icr_maskS (RStat@ R_ctr0 R ctrl R__ctr2 R__ctr3 R__bumA_latch R_fsm_mtate
R fsm_ale_ R_fmut_mrdy_ R__fsm_lamt_ R_fmm_rst R_int0_dis
R_int3 dis R_c01 cout_del R intl on R_c23_cout_del
R_int2_en R_wr R cntlatchdol R mrdy_del_ R_rog_sel
R_ctr01n R__ctr0mux_sal R_ctr0_Irdon R__ctz0_cry
R_ctr0_now R_ctr0out R_ctr0_ordan R__ctrl_in
R ctrl_mux_sel R__ctrl_irdon R__ctrl_cry R_ctrl_now
R_ctrl_out R__ctrl_orden R__ctr2_in R__ctr2_Ruxmel
R ctr2_izden R__ctr2cry R__ctr2_new R ctr2_out
R_ctr2_ordan R ctr3_in R_ctr3_mux mel R ctz3 irdsn
R_ctr3_cry R_ctr3_new R_ctr3_out R__ctr3orden
R_icr_load R_icr_old R__icr_mamk R_icr R_icr_rdan R_ccr
R ccr rdan R_gcr R_gcr rden R_sr R mr_rden)
= R icr_mask";;




"R__icrS (RState R_ctr0 R_ctrl R_ctr2 R__ctr3 R__bueA_latch R_fsm_state
R_fsw__ale_ R_fsm_mrdy_ R_fsm_last_ R_fs__rst R__Int0_dim
R_int3_dls R_c01_coutdel R_intl_an R__c23_cout_del
R_int2_en R wr R_cntlatch_dal R_mrdy_del_ R reg_sel
R_ctr0_In R_ctr0_m_u(_sel R_ctr0_Irdan R_ctr0_cry
R ctr0 n@w R_ctr0 out R_ctr0_ordan R_ctrl_in
R ctrl_mux_sel R_ctrl_irdan R_ctrl_cry R ctrl_naw
R_ctrl_out R ctrl_ordan R_ctz@_in R_etr2_mux_mel
R_ctr2 Irden R_ctr2 cry R_ctr2_new R_ctr2 out
R_ctr3_ordanl%ctr3_in R_ctr3_muxmel R_ctr3irdsn
R_ctr3_cry R_ctr3_n@w R_ctr3_out R_ctr3_orden
R_Icr_load R_icr_old R__icr_mask R icr R_icr_rden R_ccr
R ccr_rden R_gcr R_gcr_rdan R_sr R_sr_rdan)
g7
R_icrn; ;




"R_icr rdenS (RState R ctr0 R =trl R ctr2 R_ctr3 R_busA latch R_fmm_state
R_fsm_ale R_fsm_mrdy_ R_fsm_last_ R_fsnt_rst Rint0_dis
R_int3_dls R c01_cout_del R_intl_en R_c23 cout del
R_int2_en R_wr R_cntlatch_del R_srdy_dsl_ R_rsR_sel
R ctr0_in R_ctr0_mux_ssl R ctr0_Irdan R_ctr0_cry
R_ctr0 new R_ctr0 out R_ctr0_ordsn R_ctrl_in
R_ctrl_mux eel R_¢trl irdan R ctrl_cry R_ctrl new
R_ctrl_out R_ctrl_orden R_ctr2_in R_ctr2 mux_sel
R ctr2_Irden R_ctr2_cry R_otr2_new R ctr2_out
R ctr2_orden R ctr3_in R ctr3_mux_ssl R_ctr3_irden
R_ctr3_cry R_ctr3_naw R_ctr3_out R_ctr3_orden
R Icr load R_icr_old R_icr_mask R_icr R_icr rden R_ccr
R_ccr_rden R_gcr R_gcr_rdsn R sr R_sr_rden)
= R icr .rden'; ;




"R_ccrS (RBtate R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fmnLmtats
R_fmm_ale_ R fern_tardy_ R_fsm_last_ R_fsm_rst R_Int0_dis
R_int3 dis R_c01_cout del R_intl an R_c23_cout_dal
R_int2_an R_wr R_cntlatch_del R_.rdy_del_ R_r0R_.ol
R ctr0_In R_ctr0_mux_msl R_ctr0_irden R_ctr0_¢ry
R ctr0_naw R_ctr0 out R_ctr0_orden R_ctrl in
R_ctrl_mux eel R_ctrl_irden R_ctzl_crF R_etrl_new
R ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_mux_sel
R_ctr2_irden R_ctr2_cry R ctr2_new R_ctr2_out
R ctr2_ordsn R_ctr3_in R_ctr3_mux_sel R_ctr3_irden
R ctr3 cry R ctr3_new R_ctr3 out R ctr3 arden
R_Icr load R_icr_old R_icr_mask R_icr R_icr rdsn R ccr
R_ccr_rden R__cr R_gcr_rden R_sr R_sr_rden)
= R__ccr"; ;




"R ccr rdonS (RStato R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsm_state
R_fsm_ala_ R_fsm_mrdy_ R_fsm_last_ R_fsm_rst R_int0_dis
R_int3_dis R_c01_cout_del R intl_en R_c23_cout_del
R_Int2_en R wr R_cntlatch_del R_srdy_dol_ R_rog_sal
R ctr0_In R_ctr0_mux_sel R ctr0_irdsn R_ctr0 cry
R_ctr0_new R_ctr0 out R_ctr0 arden R_ctrl_in
R_ctrl_mux eel R_ctrl Irden R_ctrl cry R ctrl_nsw
R_ctrl_out R ctrl_orden R ctr2_in R_ctr2_watx eel
R_ctr2_Irdsn R_ctr2_cry R_ctr2_nsw R_ctr2_out
R ctr2_ordsn R_ctr3_In R_ctr3_mux_sel R ctr3_irden
R__ctr3cry l__ctr3_new R_ctr3_out R_ctr3_orden
R icr_load R_icr_old R_icr_mask R Icr R lcr_rdsn R ccr
R_ccr_rden R_gcr R_gcr_rden R_sr R sr_rden)
= R ccr rden";;




"R gcrS (RState R_ctr0 l%_ctrl R_ctr2 R_ctr3 R_J_usA_latch R_fsm_state
R_fsm__ala_ R_fsl_mrd¥_ R fern_last_ R_fs__rst R_int0_dis
R_Int3 dis R_c01_cout_del R_intl_en R_c23_cout_del
R Int2_sn R_wr R_cntlatch_dal R_srdy_dal_ R_reg_sal
R ctr0_in R_ctr0_mux_sel R_ctr0_Iraen R_ctr0_cry
R ctr0_new R ctr0_out R ctr0_orden R_¢trl_in
R ctrl_mux_sel R_ctrl_irden R_ctrl cry R_ctrl_new
R ctrl out R_ctrl_ordan R_ctr2 in R_ctr2_mux_sel
R_ctr2_Irdsn R ctr2_cry R_ctr2_new R ctr2_out
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= R_gcr"3 ;
R ctr2_orden R ctr3_in R_ctr3_mux_sal R_ctr3_Irden
R_ctr3_cry R ctr3_naw R_ctr3_out R_ctr3_ordan
R_icr_load R_icr_old R icr_mask R_icr R_icr_rden R_ccr
R_ccr_rdan R_gcr R_gcr_rdan R_mr R_sr_rden)




"R_gcr_rdenS (RState R_ctr0 R_ctrl R_ctr2 R ctr3 R_busA latch R_fsm_state
R fsm_ale_ R_fsm_mrd¥_ R_fsm_last_ R_fsmrmt R_int0_dim
R_int3_dis R_c01_cout_del R_intlan R_c23_cout_del
R_int2_en R_wr R cntlatch_dml R_mrdy_del_ R_rmg_sel
R_ctr0_in R ctr0_mux_sel R_ctr0_irden R_ctr0_cry
R ctr0_new R ctr0_out R ctr0_orden R ctrl_in
R_ctrl_mux_sel R_ctrl_irden R_ctrl_cry R ctrl_new
R_ctrl out R_ctrl orden R ctr2_in R_ctr2_m_tx_mel
R_ctr2_irden R_ctr2_cry R_ctr2_new R ctr2_out
R_ctr2_orden R ctr3_in R_ctr3_mux_mal R ctr3_irden
R ctr3 cry R_ctr3_naw R ctr3_out R_ctr3 orden
R_icr_load R_icr_old R_icr_mamk R_icr R_icr_rden R_ccr
R ccr rden R gcr R gcr rden R_mr R sr_rdan)
= R_gcr rden";;




"R_mrS (RState R_ctr0 R ctrl R_ctr2 R_ctr3 R_busA latch R_fsm_stata
R_fmm_ale_ R_Esm_nu_dy_ R_Emmlast_ R_fmmrst R int0_dim
R_int3_dis R_c01_cout_dal R intl_en R_c23_cout_del
R_int2_en R wr R_cntlatch_del R_mrd¥_del_ R_reg_sal
R_ctr0_In R_ctr0_m_x_sel R_ctr0irdmn R_ctr0_cry
R_ctr0naw R_ctr0_out R_ctr0_orden R_ctrlin
R ctrl_mux_mel R_ctrl_irden R ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl orden R_ctr2_in R_ctr2 mux me1
R_ctr2_irdan R_ctr2_cry R_ctr2new R ctr2_out
R_ctr2_ordan R_ctr3_in R_ctr3_muxsal R ctr3_irden
R_ctr3_cry R_ctr3_naw R ctr3_out R_ctr3_orden
R_icr_load R_icr_old R_icrmask R_icr R_icr_rden R_ccr
R_ccr_rden R__cr R__cr_rden R_mr R_mr_rdmn)
= R_mr";;






R_ctr0 R_ctrl R_ctr2 R_ctr3 R_busA_latch R_fsmstate
R_fmm_ale_ R_fsm_mrdy_ R_fsm_last_ R_fsmt_rst R_int0_dim
R_int3_dis R_c01_cout_del R intlen R_c23_cout_del
R_int2_en R_wr R_cntlatch_del R_srdy_del R_rag_mel
R_ctr0_in R_ctr0_m%%xsal R ctr0_irden R_ctr0_cry
R_ctr0_new R ctr0_out R ctr0_orden R_ctrl_in
R_ctrl_mux_mal R ctrl_irden R_ctrl_cry R_ctrl_new
R_ctrl_out R_ctrl_orden R_ctr2_in R_ctr2_mux_s$1
R ctr2_irdan R_ctr2_cry R ctr2_naw R_ctr2_out
R ctr2_ordan R_ctr3_in R ctr3_mux_sel R_ctr3_irden
R_ctr3cry R_ctr3_naw R_ctr3_out R_ctr3_orden
R_Icr_load R_icr_old R_icrmask R_icr R_Icr_rden R_ccr
R_ccr_rden R_gcr R_gcr_rden R_mr R_sr_rden)
lot Stats_CASES =
prove_casosthm (provo_inductionthm r_state);;
let State_Selectors_Work - prove thm
('State_selectors_Work',
"!m:r_state.
s = (_tate (R_ctr0S s) (R_ctrlS s) (R_ctr2S s) (R_ctr3S s)
(R_busA_latchS s) (R_fmm_stateS s) (R_fsm__ale_s s)
(R_fsm_mrdy_s m) (R_fsnt_laet_S s) (R_fmm_rstS s)
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(R_tntO_d£sS s) (R_int3_d4ss s) (R_=Ol_eout_delB e)
(R £ntl_en8 s) (R_c23_cout_delS s) (R_:Lnt3_anB e) (R_wzS s)
(R_cntlatch_delS s) (R_srd_,_del_S s) (R_rog_melS s)
(R_ctr0_tnB s) (R__tr0_mux_solS m) (R etr0_irdenS s)
(R_ctr0_cryS a) (l__ctr0_newS s) (R_ctr0_outS s)
(R_etr0_ordenS s) (R ctrl_inS s) (R_ctrl_mux_selS s)
(R ctrl_irdenS s) (R_ctrl_cryS s) (R ctrl_newS s)
(R ctrl_outS s) (R_ctrl_ordenS s) (R_ctr2_inS s)
(R ctr2_mux_melS m} (R ctr2_IrdenS s) (R_ctr2_cryS s)
(R ctr2_nawS m) (R_ctr2 outs m) (R_ctr2_ordenB m}
(R_ctr3_i_ s) (R ctr3 mux_malS m) (R__ctr3_irdenS l)
(R ctr3_cryS s) (R_ctr3_newS m) (R ctr3 outs s)
(R ctr3_ordenS s) (R let_loadS s) (R_Icr_oldS m)
(R_icr_mamkS s) (R_IcrS .) (R icr_rdenS s) (R_ccrS m)
(R_ccr_rdenS s) (R__gcrS s) (R gcr_rdenS s) (R_mrS s)
(R_sr_rdenS m) )#,
GEN_TAC
THXN BTRUCT_CASES_TAC (SPEC ms:r state" State_CASES)
THEN REWRITI_TAC [R_ctr0S; R__ctrlSl R_ctr2Sl R_ctr3S;
R_busA_latchS; R_fsm_stateS; R_female_S;
R_fsm_mrdy_S/ R_fmm_last_Sl R_fmm_rstS/ Rint0_dlms;
R_int3_dlmS; R_e01_cout_delS/ R_intl enB; R_c23_cout_dels;
R_int2_enS; R_wrS; R_cntlatch dole; R_srdy_del_S;
R_reg_selS; R_ctr0_InS; R_ctr0 mux_selS; R_ctr0_irdenS;
R_ctr0_crySl R_ctr0_newS; R_ctr0_outS; R_ctr0_ordmnS;
R_ctrl_inS; R ctrl mux_selS; R_ctrl_irdanS; R_ctrl_cryS;
R ctrl_newSa R_ctrl_outS7 R_ctrl_ordenS; R_ctr2_inS;
R_ctr2_mux gelS; R_ctr2_IrdenS; R_ctr2_cryS; R_ctr2_newS;
R_ctr2_outS; R_ctr2_ordanS/ R_ctr3 inSl R_ctr3_mux_melS;
R_ctr3_irdenBl R_ctr3_cryS; R_ctr3 newS; R_ctr3_outS;
R_ctr3 oraenS; R_Icr_loadB; R_icr_oldS; R_ier_masks;
R letS; R_icr_rdenS; R ccrS; R_ccr_rdenS1 R_gcrS;
R_gcr_rdengl R_mrS; R mr_talonS]
);;
let r_4_Dv =
dO fiDe_type ' r_onv'
'r_env - REnv heel#boo1 wordn#wordn heel#heel boolibool
words%words heel#boo1 heel#boo1 boot#boo1
wordngwordn words#words heel#boo1 heel#boo1
words#words wordn#wordn words#words heel#boo1
heel#heel words#words' ; ;




mRstE (REnv Rat I_ad_in I tale I_lost_ I__ba_ I_mrcly_ Disld_le_int
Disablo_wrltes Cpu_fail Remot_c_na Piu_fail P__fail S_state Id
ChannolID CB_parity MB_parity C ms]
= RSt#; ;




mI_ad_inE (REnv Rat I_ad_in I_ralo_ I_lost_ I_be_ I_mrdy_ Dimablo_int
Dimablo_wrltom Cpu_fail Remat_cpu Piu fall Pm__fail S_state Id
ChannelID CB_parity MB_parity C_mm)
,, I_ad__In"; ;




"I_rale_S (REnv Rat I_ad_In I_rale_ Z_lost_ I_be_ I_mrdy_ Disabla_int
Disable_writes Cpu_fail Remet_cpu Piu_fall Pm__fail S_stste Id
]00
Cha_alID CB__parity MB__parlty c ss)
= Z_rale_"; ;




#I_last_E (REnv Rst I_ad_in I_rale_ I_last I be_ I__rdy_ Disable_let
Disablewrltes Cpu_fail Reset_cpu Piu_fail Pm__fail S state Id
ChannelID CB_Darity MB_Darity C_ms}
= I_last_"; ;




"I be E (REnv Rat I_ad In I_rale_ I_last_ I_be_ I_mrdy_ Disable_let
Disable_writes Cpu_fail Raeat_cpu Piu_fail Pmm_fail s state Id
CharLnelID CB_parity MB_Darity C_es)
= I_be" ; ;




"I_mrdy_E (REnv Rat I_ad_in I_rale_ I last_ I_be I_mrdy_ Disabls_int
Disable_writes Cpu_fall Raaot_cpu Piu fall Prom fail S state Id
ChannolID CB__Darity MB_parity C ms)
= I mrdy_"; ;




"Disable_intE (REnv Rat I_ad in I_rala I last_ I_bo_ I mrdy_ Disable_let
Dieablo_wrltos Cpu_fail Romot_cpu Piu_fail P_m__fail S_stato Id
channalID CB_parity MB__arity C_ms)
= Disable_let"; ;




"Disable_writesE (REnv Rat I_ad in I_rala_ I_last_ I_be_ I mrdy_ Disable int
Disabla_wrltes Cpu_fail Reset_c1_u Piu_fall PEnn_fail S_state Id
channelID CB_parlty MB_parity C_ms)
= Disable writes";;




"Cpu_failE (REnv Rat Iad in I tale_ I_last I_be I_mrdy_ Disable_int
Disablewrites Cpu_fail Reset_c1_u Piu_fail Pmla_fail S_state Id
ChannslID CB_parity MB__Darity C_ms)
-- Cpu fail";;




"Reset cpuE (REnv Rat I_ad_in I_rale I_last_ I_be_ I_mrdy_ Disable_let
Disable_writes Cpu_fail Reset_cpu Piu_fail Pea_fail S_state Id
ChannelID CB_parity MB_parlty C ms}
= Resot_cpu"; ;




"Piu_failE (REnv Rat I_acl_in I tale_ I_last_ I_be_ I_mrdy_ Disable let
Disable_writes Cpu_fail Reset cpu Piu_fall P__fail S_state Id
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Chan_elID CB__parity MB__Dirlty C_mI)
= Piu_fail"; ;




"PEa_lillE (RBnv Rat I_id_in I_rale_ I last_ I_be_ I_mrdy_ Disable_int
Disable_writes Cpu_fail Reset cpu Piu_fall Pmn_fail S_state Id
ChannelID CB Parity MB__parity C_ms)
= PEa_fall'/;




#S_mtateE (REnv Rat I_ad in I_rale_ Z last I be_ I mzdy_ Dimablo_int
Disable_writes Cpu_fail Reset_cpu Piu_fail Purer_fail S_state Id
Cha_nelID CB_.parity MB__parity C_mm)
= S_state"; ;




"IdE (REnv Rat I ad_in I_rale Z_last_ I_be_ I_mrdy_ Dimabla_Int
Dimable_wrltos Cpu_fail Reset cpu Piu fail l_mn_fail S_state Id
ChannelID CB parity ME_parity C_mm)
= Id"; ;




"channelIDE (REnv Rst I_ad_In I_rile_ I_last_ I_be_ Imrdy_ Disablo_int
Dilablo_wrltos Cpu_fail Reeot_cpu Piu_fall Pmmt_fiil E_stato Id
ChannolID CB__Darity ME_parity c is)
= Cha_nelID'; ;




-cB_parityE (REnv Rgt I_id_in I_ral@_ I lair_ I_be_ I_mrdy_ Disabla_int
Disable wrltes C_u_fiil Reeet_cpu Piu_fall Pwmn_fail S_state Id
channslID cB_.parity MB__parity C_ss)
= CB__Darity" ; ;




"MB__DarityE {REnv Rst I_ad_in I_ralo_ I_lalt_ I_be_ I_mrdy_ Disablo_int
Disable_writes Cpu_fail Rosst_cpu Piu_fall l_-"t_fail S state Id
Cha_nelID CB__parity ME_parity C_is)
= ME_parity" ; ;




"C_IIE (REnv Rst I id_In I_rile_ Z lilt_ I_be_ I_mrdy_ Disablo_int
Dilablo_wrltel Cpu_fail Rosot_cpu Piu_fail Pimp_fail S_stato Id
ChannalID CB__Darity M__Darity C_si}
= C_ms'; ;
let Env_CASRS m
provo_cases_thm (prove_Induction_ibm r_env) ; ;
let mnv_Salectors_Work = prove_the
( 'Rnv_Solectors_Work ',
- [ o zr_exlv.
I02
• = (REnv (RmtE 0) (I_ed_inE a) (I_rale_E o) (I_last_E •) (I_be_E •)
(I_mrdy_E •) (Disable_intE •) (Disable_writ•mE o) (Cpu_failE o)
(Resat_cp_ a) (Piu failE 0) (Pn_._failE e) (S_mtatoE o) (IdE o)
(ChannolIDE a) (CB_parityE o) (MB__parityE o) (C_smE e] )",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "$ _ r_env" Env_CASES )
THEN REWRITE_TAC (RstE; I_ad inE; I_rale_E; I_lamt E; I_be_E; I_mrdy_E;
Dinablo_intE; DiJablo_writamE; Cpu_failE; Rosot_cpuE;





'r_out = Rout buen#bumn wire#wiro bool#bool bool#bool bool#bool
bool#bool wordn#wordn wordn#wordn bool#bool
bool#bool';;




"I_ad_outO (ROut I_ad_out I_srdy_ Int0 Intl Int2 Int3_ Ccr Lad
Rasot_orror P_a_invalid)
. I_ad_out";_




"I_mrdy_O (ROut Iad out I_srdy_ Int0_ Intl Int2 Int3_ Ccr Lad
R•sot_error Pa_n_invalld)
I_mrdy_";_




"Int0_O (ROut I_ad_out I_srdy_ Int0_ Intl Int2 Int3 Ccr Lad
Rosot_arror P_n_invalid)
m Int0_";;




"IntlO (ROut I_ad_out I_mrdy_ Int0_ Intl Int2 Int3_ Ccr Lad
Rasot_orror Pm__invalid)
= Intl";;




"Int20 (ROut I ad_out I mrdy_ Int0 Intl Int2 Int3_ Ccr Led
Ramot_arror P_mlnvalid]
= Int2";;




"Int30 (ROut I ad_out I_mrdy_ Int0_ Intl Int2 Int3_ Ccr Lad
Romet_error Pmm_invalid)
= Int3_";;





"CcrO (ROut I ad out I_srdy_ Int0 Intl Int2 Int3_ Ccr Led
Reset_error P__invalid)
= Ccr"; ;




"Lade (ROut I ad_out I_8rdy_ Int0_ $ntl Int2 Int3_ Ccr Led -
Boast_error l_¢l__invalid )
= Led"; ;




"Reset srrorO (BOut I_ad_out I_srdy_ Int0_ intl Int2 Int3_ Ccr Led
Reset_error Pmm_invnlid)
,, Reset_error"; 1








prove cases_the (prove induction_the r_out ) ; ;
let Out_Selectors_Work - prove the
( 'Out selectors_Work •,
" !p z E_OUt.
p - (ROut (I_ad_outO p) (I_8rdy_O p) (Int0_O p) (IntlO p) (Int20 p)
(Int3_O p) (CcrO p) (LedO p) (Beset_errorS p) (Purr_invalidS p)}",
GEN_TAC
TRXN STRUCT_CASBS_TAC (SPEC "pxr out" Out_CASES)





Authorz (c) D.A. Furs 1992-93
Datez S March 1993
This file contains the ml source for the gate-level specification of the
R-Port of the PTEP PIU, am ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Center.
................................................................................












map load__parent ['gates_deflJ;'ffs_def';'latches-daf';'datap aths-defl';
,piuaux_dof';'huses_def'];;
let REP_ty = abs_type_Info (theorem 'piuaux_def" 'REP');;
let FSMGATE = new_definitlon
('FSM_GATE',
u! (ale in_ mrdy_in_ last_in_ rst_in :tima->bool#bool)
(state :time->rfsm_ty)
(ale_ mrdy_ last_ rat :tlm_->bool)
(s0_out sl_out cntlatch_out srdy_out_ :tims->bool#bool)
FSM_GATE ale_in_ mrdy_in_ last_in_ rat_in
ale_ n_rdy_ last_ rat stats
s0_out sl_out cntlatch_out srdy_out_ =
l(t:tima).
(stats (t+l) =
(rst t) => RI I
((state t) = RI) => ((-ale_ t) => RA I RI) I
((state t) = RA) => ((-mrdy_ t) => RD J RA) I
(-last t) => RI IRA) /\
(ale_ it+l) = BSel(ale_in_ t)) /\
(mrdy_ it+l) = BSal(mrdy_in_ t)) /\
(lest_ {t+l) = BSel(last_in_ t)) /\
(rat (t+l) = BSal(rst_in t)) /\
(s0_out t = ((state (t+l) = RD), (state (t+l) = RD))) /\
(sl_out t =
{((state (t+l} = RA) \/ (state (t+l) s RD)),
((state (t+l} = RA) \I (state (t+1) = RD)))) I\
(cntlatch_out t =
(((state t = RI) /\ -ale_ t), ((state t = RI) /\ -ale_ t))) /\
(srdy_out_ t =
((-((state t = RA) I\ -mrdy_ t)), (-((stats t = RA) /\ -mrdy_ t))))"
);;
R wr latch definition.





Wr_Lat_GATE iad_in wr_inE r_wr wr_outO •
!(t,time).
(r_wr (t+l} =
(BSel(wr_inE t)) => (ELEMENT (BSel(iad_in t)) (27)) I r_wr t) /\
(wr_outO t = (r_wr t, r_wr (t+l)))"
);;
% ................................................................................
Generation logic for control signals dp_read, r_write, r_read, icr_rd_an,
sr_yen.
................................................................................
let RW_Sigs_GATE = new_definition
('RW_Sigs_GATE',
"! (r_wr sO sl disable_writes dp_read r_write r_read :time->bool#bool)
(icr_rd_en srdy_an ztlme->bool#bool) .





(C(-ASol(r_wr t)) /\ (ASoI(sO t) \/ (ASelCsl t]))),
((-BSol(r__ t)) /\ (BSel(sO t) \/ (BSelCsl t)))))) /\
(r__ito t
((-ASel[disablo_write8 t) I\ ASol(r_wr t) I\ ASel(s0 t) I\
ASo1(81 t)),
(-Beef(disable writes t) /\ BSel(r_wr t) /\ BSel(80 t) /\
BSel(sl t)))) /\
(r_road t =
((-ASel(r_wr t} /\ -ASel(s0 t) /\ ASel(ml t)),
(-BSel[r_wr t) /\ -BSol(m0 t) /\ BSel(81 t)))) /\
(icr_rd_en t =
((-ASeI(s0 t) /\ ASel(sl t)),
(-BSeI(s0 t) /\ BSel(sl t)))) I\
(srdy_en t =
((ASol(s0 t) \/ ASel(sl t)),
(BSel(s0 t) V BSel(sl t))))"
);I
% ................................................................................
R_reg_sol counter and logic.
................................................................................ %
lot Rog_SeI_Ctr_GATE - now_definition
('Rog_8ol_Ctr_GATE',
NI (lad_in outQ ztime->wordn#wordn)
(inL inU_ :time->heal#heal)
(r_reg_sel ztimo->wordn) .
Rog_Sol_Ctr GATE iad in inL inU_ r rag_eel outQ =
l(t,tlmo).
(r_reg_gel (t÷l) =
(BSol(inL t)) => SUBARRAY (BSol(iad_in t))
);;
(3,0) I
(-BSel(inU_ t)) => INCN 3 (r_reg_sel t) l r_rog_sol t) I\
(outQ t =
(((-ASel(inU_ t)) => INCN 3 (r_reg_s@l t) J r_reg_sel t),
((-BSel(inU_ t)) => INCN 3 (r_reg_sel t) J r_reg eel t)))"
let Rog_Filo_CtI_GATR = new_definition
('Rog_FIIe_ctI_GATE'0
"I (reg_sel ttime->wordn#wordn)
(write read icr_rd_en clr_wr01 cir_wr23 c0ir_wr c0ir_rd :tlme->bool#bool)
(c0or_rd clir_wr clir_rd clor_rd c2ir_wr c2ir_rd c2or_rd ztimm->bool#bool)
(c3ir_wr c3irrd c3or_rd icr_wr_feodback icr_select icr_rd stime->boolJbool)
(ccr_wr ccr_rd gcr_wr gcr_rd 8r_rd ztimo->bool#bool) .
















c0ir_wr c0ir_rd c0or_rd clir_wr clir_rd clor_rd
c2ir_wr c2ir_rd c2orrd c3ir_wr c3ir_rd c3or_rd
icr wr feedback icr_solect icr_rd
ccr_wr ccr_rd gcr_wr gcr_rd sr_rd =
t) I\ ((ASel(reg_sel t) = WORDN 3 8) \I
(ASel(reg_sel t) = WORDN 3 9))),
t) /\ ((BSel(reg_sel t) = WORDN 3 8) \/
(BSeZ(reg_eel t) = WORDN 3 9))))) /\
t) I\ ((ASel(reg_sel t) = WORDN 3 10) \I
(ASel(rog_sel t) = WORDN 3 11])),
t) /\ ((BSel(reg_sel t) : WORDN 3 i0) \/
(BSel(rog_sel t) = WORDN 3 11))))) /\
t) /\ (ASol(reg_sol t] = WORDN 3 8)),
t) /\ (BSol(reg_sel t) = WORDN 3 8)))) /\
t) /\ {ASelCreg_sel t) = WORDN 3 8)),
t) /\ CBSel(reg_sel t) = WORDN 3 8)))) /\
106
);;
((ASol(road t) /\ (ABel(rog_=ol t) ,,, WORDN 3 12)),
(BSel(read t) 7\ (BSel(reg_mel t) = WORDN 3 12)))) /\
(cllr wr t =
((ASel(wrlte t) /\ (ASal(reg_mel t) = WORDN 3 9)),
(BSel(wrlte t) /\ (BSal(rmg_mal t) - WORDN 3 9)))) /\
(clir_rd t =
(ASel(read t) /\ (ASal(reg_gel t) = WORDN 3 9)),
(BSel(read t) /\ (BSal(reg_mel t) = WORDN 3 9)))) /\
(clor rd t =
(ASel(read t) /\ (ASel(reg_mel t) = WORDN 3 13)),
(BSel(read t) /\ (BSel(rmg_mel t) - WORDN 3 13)))) /\ -
(c2ir_wr t =
(ASel(write t) /\ (ASal(reg_ssl t] m WORDN 3 I0)),
(BSel(write t) /\ (BSel(rag_sel t) - WORDN 3 i0)))) /\
(c21r_rd t =
(ASel(reed t) /\ (ASal(reg_mal t) - WORDN 3 I0)),
(BSel(read t) /\ (BSel(reg_mal t) - WORDN 3 i0)))) /\
(c2or rd t =
(ASel(raad t) /\ (ASal(rag_sel t) = WORDN 3 14)),
(BSel(read t) /\ (BSel(reg_mel t) - WORDN 3 14)))) /\
(c31r_wr t =
(ASel(write t) /\ (ASel(reg_sel t) = WORDN 3 Ii)),
(BSel(write t) /\ (BSal(reg_sel t) = WORDN 3 ii)))) /\
(c31r rd t =
(ASel(read t) /\ (ASal(rmg_sel t) = WORDN 3 11)],
(BSel(read t) /\ (BSel(reg_mel t) = WORDN 3 ii)))) /\
(c3or_rd t =
(ASel(read t) /\ (ASal(reg_Jal t) - WORDN 3 15)),
(BSel(read t) /\ (BSel(reg_mel t) = WORDN 3 15)))) /\
(icr_wr_feedback t =
(ASel(write t) /\ ((ASal(reg_gml t) = WORDN 3 0) \/
(ASel(rag_sal t) - WORDN 3 i))),
(Bsal(write t) /\ ((Bsal(rag_lel t) = WORDN 3 0) \/
(BSel(reg eel t) m WORDN 3 I))))) /\
(icr_select t =,
((-(ASal(rag_msl t) = WORDN 3 i)),
(-(Bsal(reg_sel t) = WORDN 3 1)))) /\
(Icr_rd t =
((ASel(icr_rd en t) /\ [(ASel(re__sel t) = WORDN 3 0) \/
(ASel(reg eel t) - WORDN 3 i))),
(BSal(icr_rd en t) /\ ((BSel(rag_mal t) - WORDN 3 0) \/
(BSel(reg eel t) - WORDN 3 i))))) /\
(ccr_wr t =
((ASal(write t) /\ (ASel(rmg_aal t) = WORDN 3 3)),
(BSel(_rrlts t) /\ (BSel(reg_mel t) - WORDN 3 3)) )) /\
(ccr_rd t -
((ASel(raad t) /\ (ASel(re_ mel t) = WOItDN 3 3)),
(BSsl(read t) /\ (BSel(rmg 8el t) - WORDN 3 3)))) /\
(gcr wr t -
((ASel(wrlte t) /\ (ASel(rag_sel t) = WORDN 3 2)),
(BSel(wrlte t) /\ (Bsal(rag_sml t] = WORDN 3 2)))) /\
(gcr rd t =
((ASel(read t) /\ (ASel(rag_mel t) = WORDN 3 2)),
(BSal(read t) /\ (BSel(rag_aal t) = WORDN 3 2)))) /\
(mr_rd t -
((ASel(raad t) /\ (ASel(reg_mel t) = WORDN 3 4)),
(BSel(read t) /\ (BSel(reg_mel t) = WOItDN 3 4))))"
let Ctr_Znt_Logic_GATE i new definit4on
( ' Ctr_Int_Loglc_GATE ',
#! (one shot interrupt reload tout cout_del cir wr ;time->heel#heel)
(tout_out int en_InR int_an ins Int_an_InE c_id :time->heel#heel) .
Ctr_Int_Logic_GATE one shot interrupt reload tout tout del cir_wr
tout_out inC_an_inR Int_an_i_S int_en_i_E c Id =
! (t ;tlme).
(tout_out t = ((ASel(cout t)),ASal(cout t))) /\
(int_en inR t =
I07
);;
(((_;el(ono_shot t) 1% _o1(cc_t_dol t)) %1 -/LSe1(intar_pt t)),
((BSel(one_shot t) /\ BSal(cout_del t)) %/ -BSal(intarrupt t))) ) /%
(int_on_£_ t =
((ASal(intorrupt t) /\ ((ASal(cout t) /\ ASal(roload t)) \/
ASel(cir wr t))),
(BSel(intarrupt t) /\ ((ASel(cout t) /\ BSal(raload t)) \/
BSol(cir_wr t))))) /\
(int_an inE t =
((ASel(int an inR t) \/ ASol(int_on_inS t)),
(BSel(int_en_InR t) \/ BSal(int_on_inS t) ) ) ) /\
(c_ld t =
(((ASol(cout t) /\ ASol(reload t)) \/ ASal(clr_wr t)),
((ASel(cout t) /\ Bsel(rolo&d t)) \/ BSol(air_wr t))))"
9&................................................................................
Input logic for R_int0_an, R_int3_an latches.
................................................................................
let And_TrooGATE . now_definition
(,And_Tree_GATE',
"! (icr ztime->wordn#wordn)
(out0 out3 _timo->bool#bool) .
And_Troo_GATE icr out0 out3 n






































































































































ELEMENT [ABel(let t)) (24)
ET._MENT (ASel(icr t)) (25)
ELEMENT [A_al(icr t)) (26)
ELEMENT (A_al(icr t)) (27)
ELEMENT (ASel[icr t))
ELEMENT (ANel[icr t) )










































lot Rag_Int_Lo_ic_OATE = new_definition
(,Rog_Int_Lo_ic_OATE',
"! (int0 an i_t0__is Int3_an int3_di8 disablo int intO_
int3_ _timo->bool#h_ol).





((-(ASel(int0_en t) /\ -ASel(int0_dis t) /\ -ASel(disablo int t))),
(-(BSel(int0_en t) /\ -BSol(int0_di8 t) /\ -SSel(disable_int t))))) /\
(int3 t =
((-(ASel(int3_en t) /\ -ASel(int3_dia t) /\ -ASel(disablo int t))),
(-(BSol(int3_on t) /\ -BSel(int3 dis t) /\ -Bsel(disable_int t)))))N
);;
Virtual logic to package several R-Port inputs into single SR input word.
let SR Inputs GATE = new_definition
('SR_Input8 GATE',
"2 (cpu_fail remet_cpu s_state id channelID c_ss sr_inp ttime->wordn#wordn}
(piu_fail pmm_fail cb_Darity mb_Darlty :time->heel#boo1)
SR_InpUts_GATE cpu_fail reset_cpu piu_fail pmmn__fail m_state
id channelID cb__Darity c_ss mb__parity gr_inp =
!(t:time).
let al - (MALTER ARBN (i,0) (ASel(cpu_fail t))) in
lot a3 = (MALTER al (3,2) (ASel(reset_cpu t))) in
let a5 = (ALTER a3 (8) (ASel(piufail t))) in
let a6 = (ALTER aS (9) (ASal(pmm__fail t))) in
let a7 = (MALTER a6 (15,12) (ASel(8_state t))) in
let a8 8 (MALTER a7 (21,16) (ASel(id t))) in
lot a9 = (MALTER a8 (23,22) (ASal(channelID t))) in
lot al0 = (ALTER a9 (2&) (ASel(cb__parity t))) in
let all = (MALTER el0 (27,25) (ASoI(c_ms t))) in
let el2 - (ALTER all (28) (ASal(mb__parity t))} in
lot bl = (MALTER ARBN (i,0) (BSel(cpu_fail t))) in
let b3 = MALTER bl (3,2) (BSel(resat cpu t))) in
let b5 = ALTER b3 (8) (BSel(piu_fail t))) in
let b6 = ALTER b5 (9) (BSal(pamk_fail t))) in
let b7 - MALTER b6 (15,12) (BSel(g_state t))) in
let b8 - MALTER b7 (21,16) (BSel(id t))) in
let b9 - MALTER b8 (23,22) (BSel(channolID t))) in
lot bl0 - (ALTER b9 (24) (BSel(cb..parity t))} in
let bll - (MALTER bl0 (27,25) (BSoI(c_ss t))) in
lot b12 - (ALTER bll (28) (BSel(mb__Darity t))) in
(sr_inp t - (a12, b12))"
);;
let GCR_OutputS__TE = new_deEinition
('GCR_Outputs_GATE',
"! (gcr_out led :tlme->wor_n_wordn)
(reload01 oneshot01 interrupt01 enable01 reload23 ,time->bool#bool)
(SheRbet23 interrupt23 enable23 reset_error pam_invalid :tim_->bool#bool).
GCR__Outputs_GATE gcr_out led reload01 oneshot01 interrupt01




((SOBARRAY (ASel(gcr_out t)) (3,0}),

























(ELEMENT (BSol(gcr_out t)) 420)
(one•hot23 t :
((ELEMENT (ASol(gcr_out t)) 421)
(ELEMENT (BSel(gcr_out t)) (21)
(interrupt23 t =
((ELEMENT (ASol(gcr_out t)) (22)
(ELEMENT (BSol(gcr_out t)) (22)
(enable23 t =
((ELEMENT (A.qel(gcr_out t)) (23)
(ELEMENT (BSo1(gcr_out t)) 423)
(rogot error t =
((ELEMENT (ASol4gcr_out t)} (24)
(ELEMZNT (BSo14gcr_out t)) (24)
(pnnn_invalid t =
((ELEMENT (ASol(gcr_out t)) 428)
















lot RBIock_GATE = new dofinltion
('RBIock_GATE',
"! Crop z^REP_ty) 4s ztlmo->r_stato) (o xtimo->r_onv) 4P _tlme->r_out) .
RBlock GATE rap • • p =
? (ram_s0 fsm_•l fom._cntlatch fsm__srcly_ 8rdy_on wr_iDE _tlme->bool#bool)
(wroutQ dp_road r_writo r road icr_rdon •rdy_on ztime->bool#bool)
(cl3or_id •rdydol_outQ__ ztim_->bool#bool)
(tog_sol icr_out BUoA busA_latch__out BugB_in ccr_out ztime->wordn#wordn)
(gcr_out 8r_inp ztlme->wor_Lnjwor_Ln)
(r_cir_wr01 r_cirwr23 c0ir_wr c01r_rd c0or_rd clir_wr ttime->bool%bool)
(cllrrd clor_rd c2ir_wr c2ir_rd c2or_rd c31r_wr _time->bool#bool)
(c31r_rd c3or_rd icr_wr_foodback icr_soloct icr_rd ztlme->bool#bool)
(ccr_wr ccr_rd gcr_wrgcr_rd •r_rd icr_Id c01_cout _tlme->bool#bool)
(c01_coutA c23_cout c23_coutA c01_cout_del_outQ stime->bool#bool)
(c23cout_doloutQ •nigh•t01 interrupt01 r01old01 ztime->bool#bool)
(Intl_on__JJIR intl_on__in8 intlon_InE c01_ld onolhot23 stimo->bool#bool)
(Interrupt23 reload23 int2on_iDR int2_on_inS =time->bool#bool)
(Int2_on_inE c23_id intl_o__o_tQ int2_on__outQ ztime->bool#bool)
(dloablo_int_ int0on int3on ttime->bool#bool)
(Int0_dil_outQ int3_disoutQ _tlme->_x>ol#bool)
(onabl@01 c0_cout c2_cout ollabla23 ztime-_bool#bool)
(B_IoA__c0_oqltl Bu•A_c0_out2 Bu•A_cl_o_Itl B118A__cl_ollt2 stJJae->busn#b_t•n)
(BuoA_c2_outl BUsA c2_out2 B_I•A_c3 curl B_lA__c3_out2 _tiMe->bugn#b_tsn)
(BusA_icr out BusA__ccr out Bu•A_gcr_out Bu•A__sr out =til_l->_ln#_ln) •
(PSM GATE (Big I_rala_E o) (sig I_mrdy_E 0) (slg I_l&gt_E a) (•ig Rote 0)
(•Ig R_fsmalo_s l) (•ig R_£sm_mr4y_s •) (•ig R_f•m_la•t_S •)
(oig R_flm_rstS •) (Big R_f•m •taros •)
f•m_•0 ram_s1 flm_cntlatch fsm_•rdy_) I\
(TRIBUP_GATE fo__srdy_ •rdy_on (•ig I_•rdy_O p)) /\
(NOT_GAT_ (fig I_ralo_E o) wr i_E) /\
(Wr_Lat_GATE (•ig I_a___i_E a) wr_inR (llg R__wrS •) wr_outQ) /\
(RW_Sigs_GATE wr_outO ram_s0 fsm_•l (Big Disablo_wrltosE o) dp_road
r_wrlte r road icr_rd_an srd¥ on) /\
(DFFA_GATE fsm_cDtlatch (fig R__cntl&tch_dalS •) cl3or_ld) /\
(DFFA_GATE fsm_srd_,_ 4•Ig R_srdydel_S •) 8rdy_dol_outO_) /\
(RogSeI_Ctr_GAT_ (•ig I ad_iD_ o) wr_i_ •rdy_dal_outQ__
(•_g R_rog_•olS •) tog_sol) I\
(Ro__Fila_CtI_GATE tog_sol r_write r road icr_rd_on
r cir_wr01 r_cir_wr23
c0ir wr c01r_rd c0or_rd clir_wr clir_rd clot rd
c2ir wr c2ir_ra c2or_rd c3ir wr c3ir_rd c3or_rd
icr_wr_fooc_back icr_•oloct Icr_rd
ccr_wr ccr_rd gcr_wr gcr_rd •r_rd) I\
(DFFA_GATE Icr_wr_foo_back (fig R icr_loadS 8) Icr_id) /\
(DFFA_GATE c01_ccaltA (Big R_c01cout_dolS •) c01_cout_dol_outQ) /\
(DFPA_GATE c23_coutA (•ig R__c23_cout_dolB 8) c23_cout__ol_out0) I\
(CtrInt_Logic_GATE onomhot01 Interrupt01 reload01 c01_cout
c01_cout_del_outQ r_clr__rr01 c01coutA intlen__inR
Int1_on_Ins intl_on_inE c01_ld) /\
110
(Ctr_Int_Logic_GATE oneshot23 interrupt23 reload23 c23_cout
c23 cout_del_outQ r_cir_wr23 c23_coutA int2 en i_R
int2_en_inS int2 en_inE c23_1d) /\
(DSRELatB GATE GND intl en inS intl_en_inR intl_en_inE (fig R_intl_enS s)
int l_en__out0) /\
(DSRELatB GATE GND int2_eD_inS int2_en_inR int2 en_InE (mig R_int2 ens m)
Int 2_e__outQ) /\
(NOT_GATE (sig Disable_IntE e) disable_int_) /\
(AND3_GATE c01_coutA Intl_en out0 disable int_ (sig IntlO p)) /\
{AND3_GATE c23_aoutA int2_en out0 disable int_ (sig Int20 p)) /\
(And_Tree GATE Icr_out int0_en int3 en} /\ -
(DFFA GATE int0_en (sig R_int0_disS s) int0 dis_outQ) /\
(DFFA GATE int3 en (si_ R_int3_disS s) int3_dls_outQ) /\
(Reg Int_Logic_GATE Int0_en int0_dis_outQ int3 en Int3_dis outQ
(sig Disable_intE e) (sig Int0_o p) (sig Int3_O p)) /\
(DLatNA_GATE BusA (slg R_busA_latchS s) busA_latch_out) /\
(TRIBUFn_GATE husA_latch_out dp read (sig I_ad outO p)) /\
(BUF_GATE (mig I_ad_IDE o) BusB_in) /\
(DP_CTR_GATE BusB in c0ir_wr c01_id c0ir_rd enable01 VDD f,m_cntlatch
c0or_rd (mig R_ctr0 ins s) (sig R ctr0_mlax Jels s)
(slg R_ctr0 Irdens =) (sig R_ctr0S J)
(sig R_ctr0_cryS s) (sig R ctr0 news s)
(slg R_ctr0_outS s) (sig R_ctr0_ordenS s)
BusA_c0_outl BusA_c0 out2 c0_cout) /\
(DP_CTR_GATE BusB_in clir_wr c01 id clir_rd VDD c0_cout cl3or Id
clor_rd (sig R_ctrl_inS s) (slg R_ctrl_mux_sels s)
(sig R_ctrl_IrdenS s) (sig R_ctrlS s)
(sig R ctrl_cryS s) (sig R ctrl news s)
(slg R_ctrl_outS s) (sig R ctrl_ordenS s)
BusA_cl_outl BusA cl out2 c01_cout) /\
(DP_CTR_GATE BusB_in c2ir_wr c23_Id c2ir_rd enable23 VDD fsm_cntlatch
c2or_rd (sig R_ctr2_InS s] {slg R_ctr2_mux selS s)
(slg R_ctr2_irdenS s) (sig R_ctr2S s)
(slg R_ctr2_cryS s) (sig R_ctr2_newS s}
(slg R_ctr2_outS s) [sig R ctr2_ordens s)
BusA_c2_outl BusA_c2_out2 c2 cout) /\
(DP_CTR_GATE BusB_in c3ir_wr c23_id c3ir_rd VDD c2_cout cl3or Id
c3or_rd (sig R_ctr3_ins s) (sig R_ctr3_mux selS s}
(slg R_ctr3_IrdenS s) (sig R_ctr3S s)
(slg R_ctr3_cryS m) (mig R ctr3_newS s)
(=ig R_ctr3_outS s) (sig R_ctr3_ordenS S)
B_ImA_c3_outl BusA_c3_out2 c23_cout) /\
(DP_ICR_GATE rep BumA BumB_in icr_wr feedback icr_wr_fee_back icr_melect
icr_Id Icr_rd (mig R_icr oldS m] (mig R Icr masks m)
(mlg R_icrS m) (mlg R Icr rdens m) BumA_lar out icr_out) /\
(DP_CR_GATE BumB in ccr_wr ccr_rd (mig R ccrS m) (mig R ccr rdenS s)
BumA_ccr_out (sig Ccro p)) /\
(DP_CR GATE BusB_in gcr_wr gcr rd (si_ R gcrB s) (slg R_gcr_rdenS s}
BusA_gcr_out gcr_out ) / \
(GCR_Outputs GATE gcr out (mlg LedO p} reload01 oneshot01 interrupt01
enable01 reload23 oneshot23 interrupt23 enable23
(slg Reset_errorO p) (slg Pmm invalldO p)) /\
(SR_Inputs GATE (sig Cpu_f&ilE e) (sig Reset_cpuE e) (sig Piu failE e)
(slg P_en_failE e) (sig S_stateE e) (sig IdE e)
(sig channelIDE e) (sig CB_.parityE e) (sig C_ssE e)
(sig MB_.parityE e) sr_inp) I\
(DP SR GATE sr inp fsm_antlatch sr_rd (sig R_srS s) (sig R sr rdens s)
BusA_sr out) 1\
(JOIN12n GATE [31,0}
BusA c0 outl BusA_c0_out2 BusA_cl_outl BusA cl out2
BusA c2 outl BusA_c2_out2 BusA_c3_outl BusA_c3_out2
BusA icr_out BusA cot_out BusA_gcr out BusA_sr_out BusA) "
];;




[FSM_GATE ;Wr_Lat_GATE; RW_Sigs_GATE; Reg_SeI_Ctr_GATE; Reg_File_Ct I_GATE;
Ctr Int Logic GATE; And_Tree_GATE ; Reg Znt_Logic GATE;
[EXPAND_LET_RULE SR_Inputs_GATE) ; GCR_Outputs_GATE;
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TRIBUF__,_; NOT_G_q_; DFFA__TB ; DLatA__ _,TR 7DBRBLatB _TX; J_D3 _GATE s
DLat NA_GATE ; TRIBDTn GATE ! BUF_GATE; DP CTR GATE; DP_ICR_GATE a DP CR_GATE;
DP_SR_GATE 3 (EXPANDLET_RULE JOINI2n_GATE ) 3ABe I; BSel _ GND 7VDD; s ig ]




Author: (c) D.A. Furs 1992-93
Date: 5 March 1993
This file contain• the ml source for the clock-love1 specification of the
R-Port of the FTEP PIU, an ANIC developed by the Embedded Procesmlng
Laboratory, BooiDg High Technology Center. The bulk of this code was
translated from Ln M-laD_luago simulation program using a translator written
by P.J. Windley at the University of Idaho.









let ASol = definition 'piuaux_def' 'ABel';7
let Bsol = definition 'pluaux_dof' 'BSel';;
let REP_ty = abs_type_info (theorem 'piuaux_def' 'REP');;
let RClockNSF = new_definltion
('RClockNNF',
"! (rop zaREP_t¥) (s st_state)
RClockNSF rep • • =
(o zr_env)
let R_fmnt_mtato = R_fsm_mtateS 8 and
R_feet_ale_ = R_fm__ale_8 • and
R_fsmmrdy_ = R_fsm_mrdy_S J and
R_fsm_last_ = R_fsm_laet_G s and
R fmm_rst = R_fmm_rstS s and
R_ctr0_in = R_ctr0_ins s and
R_ctr0_mux_•ol = R_¢tr0_mux_selG • and
R_ctr0 - R_ctr0S 8 and
R ctr0_irden = R_ctr0 irdenS s and
R_ctr0 new = R_ctr0_newS • and
R ctr0_cry = R_ctr0 cryS • and
R_ctr0 out = R_ctr0 outs s a_d
R ctr0_orden - R_ctr0_orde_S • and
R_ctrl_in = R_ctrl_inS • and
R_ctrl_mux_eel = R_ctrl_mux_selS • and
R_ctrl • R ctrlS s and
R ctrl_irden = R_ctrl_irdenS • and
R_ctrl_new : R ctrl news s and
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let
R carl_cry = R_ctrl_cryS s and
R_ctrl out = R_ctrl outs s and
R_ctrl_orden = R_ctrl_ordsnS • and
R_ctr2_in = R ctr2_inS s and
R_ctr2_mux_msl = R ctr2_mux •sis • and
R_ctr2 = R_ctr2S s and
R_ctr2_irdan = R_ctr2_irdsnS • and
R_ctr2_nsw = R_ctr2_newS • and
R_ctr2 cry = R_ctr2 cryS • and
R_ctr2_out = R ctr2_outS • and
R ctr2_orden - R_ctr2_ordenS • and
R_ctr3_in - R_ctr3 ins s and
R_ctr3_mux_msl = R_ctr3_mux_selS • L_d
R_ctr3 = R_ctr3S • and
R_ctr3_irdsn = R ctr3_irdsnS • a_d
R_ctr3_new = R car3 news • and
R_ctr3_cry = R_ctr3_cryS • and
R_ctr3_out = R_ctr3_outS • and
R ctr3_ordan = R__ctr3_ordezIS • and
R_icr load = R_icr_loadS • and
R_icr_old = R_icr_oldS • and
R_Icr_mamk = R icr_mamkS • and
R_icr rden = R_icr_rdanS • and
R_icr - R_icrS • and
R_ccr = R_ccrS • and
R ccr rden = R_ccr_rdenS • and
R_gcr = R_gcrS • and
R gcr_rdsn = R_gcr_rdsnS • and
R_sr = R •rS • and
R mr rden = R_mr rdanS • and
R_int0 dis = R int0_dimS • and
R int3_di• = R_int3 dis• • and
R_c01_cout_dsl = R_c01 cout_dslS • and
R intl_en = R_intl onS • and
R_C23 cotzt_del 8 R__c23_cout_delS • a_d
R_int2_on = R_int2_snS • and
R_wr B R w'rS • and
R_cntlatch del = R_cntlatch_delS • and
R_mrdy_del = R_mrdy_del_S • and
R_rsg_sel = R_rag_sslS • and
R_busA latch = R_bueA_latchs • in
Rmt = RStE • and
I ad_in = I_ad inE •
I rale_ = I_rale_E • and
I_last = I_last_E • and
I_be_ = I_be_E • and
I tardy_ = I_mrdy E • and
Dle_ble_int = Di•abl•_intE • and
Dimabls_writ•• = Disable_writemE • and
Cpu_fail = Cpu_ZailE • and
Resot_c3m ,, Ro•ot_cpuJ! •
Piu_fall - Piu_faiIl • and
Pmm_fail = Pmm_failE • and
S_8tate .. S_stat•E • and
Id = IcTE • aunt
channolID - che_nolIDE • and
CB_.parity = CB_parityE • and
MB_parlt¥ - MB parityE • and
C_m• = C ••E • in
l•t new_R fmut_etat•
((R_fem_rst) => RI l
((R fend_•tats = RI) => ((-R f•m_ale_) => RA I RI) J
((R_fmm_state = RA) => ((-R fmn__mrdy_) => RD l RA) I
((-R fern last_) =, RI IRA)))) in
let r from cntlatch = ((R_f•m_state = RI) /\ -R_fam_al•_) in
let r fsm_erdy_ = -((R_fem •tat• = RA) /\ -R_fsm_mrdy_) in
l•t new R_wr - ((-BSel(I_r•l•_)) => (ELEMENT (BSel(I_ad_in)) (27))
in
let new_R_cntlatch_d•l = r_fem cntlatch in
l•t now_R_mrdy_d•l_ = r_fmm_erdy_ in
lot new_R rog_m•l =
i R wr)
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((-BSel(I_rale_)) -> (SUBARRAY (BSel(I_ad_In)) {3,0)) I
((-R_Jrdy_dal_) => (INCN 3 R_reg_sel) l R_reg_mel)) in
let r_reg_sel m ((-R_lrdy_del_) -> (INCN 3 R reg_sel) I R reg_sol) in
let r_writoA = (-ABel(Disable_writes) /\ R_wr /\ (now R from_state : RD)) in
lot r_writeB - (-BSol(Dimablo_wrltes) /\ now_R_wr /\
(now R fsm_mtate = RD)) in
let r_readA = (-R_wr /\ (new_R_fsm st&re = RA)) in
let r_readB - (-new_R wr /\ (new__R fsm_state = RA)} in
let r_clr wr01A = ((r_writeA I\ ((r_reg_mel = (WORDN 3 8)) \/
(r_reg_sel - (WORDN 3 9))}) ) _fi
let r_cir_wr01B = ((r_writeB /\ ((r_reg_sel = (WORDN 3 8)) \/
(r_reg_sel = [WORDN 3 9))))) in
let r_clr_wr23A - ((r_writeA /\ ((r_reg_mel = (WORDN 3 i0} ) \/
(r_reg sol - (WORDN 3 11))))) in
let r_clr_wr23B - ((r_writeB /\ ((r reg sel - (WORDN 3 i0)) \/
(r_reg_sel - (WORDN 3 Ii))))) in
let new R_ccr - ((r_writeB 1\
(r_reg_sel = (WORDN 3 3))) => BSel(I_ad_In) I R ccr) in
let now_R_ccr rden - (r_ro&dLB /\ (r_reg_mel = (WORDN 3 3))) in
lot now_R_gcr = ((r_writoB /\
(r_rog_mol = (WORDN 3 2))) => BSel(I ad_in) I R_gcr) in
lot now_R_gcr rdon - (r_roa An 1\ (r_rog_sol = (WORDN 3 2))) in
lot new_R_c01_cout_del = R ctrl_cry in
let Intl_enR = (((ELEMENT new_R_gcr (17)) /\ R_c01_cout_del] \/
-(ELEMENT new_l%_gcr (18))) in
let intl_ens - ( (ELEMENT new_R_gcr (18)) /\
(R_ctrl_czy /\ (ELEMENT new_R_gar (16)) \/ r cir wr01B)) in
lot new R_intl_en m
((Intl_enR \/ intl_enS)
=> ((intl enB /\ -intl_enR) i> T l
(~intl_onS /\ intl_enR) i> F l
(-intl_enS /\ -Intl_enR) => F I ARB)
l R intl_en) in
lot now_R_a23_cout_del = R_ctr3_czy in
let int2_enR = (( (ELEMENT new_R_gcr (21)) /\ R_c23_cout de1) \/
-(ELRMENT new_R_g=r (22))) in
let int2 enB - ((ELEMENT new_K__cr (22)) /\
(R_ctr3_cry /\ (ELEMENT new_R_gar (20)) \/ r_air_wr23B)) in
let new_R_int2_en -
((int2 enR \/ int2_enS)
.> ((Int2_onS /\ ~int2_enR) m> T [
(-int2_en8 /\ int2_enR) m> p ]
(-int2_enS /\ -int2_mnR) => F I ARB)
[ R_int 2_on) in
let new_R_ctz0_4n -
((r_writeB /\ (r_reg_sel = (WORDN 3 8))) => BSel(I_ad_in) [ R_ctr0_in) in
lot now R =tr0_unlx_ool ,,,
( (R_ctrl_ary /\ (ELEMENT now_R__gcr (16)) ) \/ r_cir_wr01B) in
lot now R_ctr0_4rdon - (r_readB /\ (r_reg_mel - (WORDN 3 8))) in
lot new R ctr0 - ((R ctr0_mux_mel) -> R_ctr0_in I R_ctr0 now) in
let new R_atr0_now
( ( (ELEMENT R_gcr (19) ] ) -> (INCN 31 now_R_ctr0} I now_R_ctr0) in
lot new_R_ctr0_cry- ((ELEMZNT R_gcr (19)) /\ (ONES 31 now_R_ctr0)) in
let now_R_ctr0 out = ((z_fo1_cntlatch) -> R_ctr0_now I R ctr0_out) in
let now_R_ctr0_ordon - (r_roadB /\ (r_rog sol = (WORDN 3 12))) in
let new_R_ctrl in -
((r_writoB /\ (r_zog_sol - (WORDN 3 9))) -> BSel(I_ad_in) I R_ctrl_In) in
let now_R_ctrl_npJx_mel -
( (R_ctr1_cry /\ (3LEMENT now R_gcr (16)) ) \/ r_clr wr01B) in
let new R_ctrl irden = (r_readB /\ (r_rog_sol = (WORDN 3 9))) in
let new R ctrl - ((R_atzl_mJAx_mel) => R ctrl_in [ R_ctrl_new) in
lot now R_ctr1_now s ((R ottO_cry) -> (INCN 31 now R_ctrl) I now_R_ctrl) in
lot now_R_ctr1_cry = (R_ctr0_cry /\ CONES 31 new_R_ctrl)) in
lot now R_ctrl out - ((R_cntlatch_ael) m> R_ctrl_new i R_ctrl_out} in
let now_R_ctrl_oraon - (r_ro&dB /\ (z tog_sol = (WORDN 3 13))} in
lot now R ctr2_in =
((r_writoB /\ (r_reg_sel = (WORDN 3 i0))) -> BSoI(I ad In) I R_ctr2_in) in
lot now R_ctr2_mux_8ol =
( (R_ctr3_cry /\ (BLEMINT now_R_gcr (20))) \/ r_cir_wr23B] in
lot now_R_ctr2_irden - (r_roadB /\ (r tog mel - (WORDN 3 10))) in
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let new_R_ctr2 = ((R_ctr2 mux lel) => R ctr2_in I R_ctr2_new) in
lot new_R_ctr2_niw =
(((ELEMENT R gcr (23))) => (INCN 31 new R ctr2) I new_R_ctr2) in
let nlw_R_ctr2_cry = ((ELEMENT R_gcr (23)) /\ (ONES 31 nlw_R_ctr2)) in
let new_R_ctr2_out = ((r_fsm_cntlatch) => R_ctr2_new I R_ctr2_out) in
let nlw_R ctr2_orden - (r_readB /\ (r_reg_lll - (WORDN 3 14))) in
let new_R_ctr3_in =
({r_writeB /\ (r_reg_sel = (WORDN 3 11))) => BSel(I_ad_in) I R_ctr3_in) in
let new_R ctr3 mux_sel =
((R ctr3 cry /\ (ELEMENT nlw_R_gcr (20))) \/ r_cir_wr23B) in
let new_R_ctr3_Irdln = (r_readB /\ (r_reg sll = (WORDN 3 11))) in--
let new_R_ctr3 = ((R_ctr3 mux_.el) --> R_ctr3_In I R_ctr3_new) in
let new_R_ctr3 new ffi ((R ctr2_cry) -> (INCN 31 new_R_ctr3) I new_R_ctr3) in
let new_R_ctr3 cry = (R_ctr2_cry /\ (ONES 31 new R ctr3)) in
let z_ew_R_ctr3 out ffi ((R_cntl&tch_del) => R_ctr3_new I R_ctr3_out) in
let new_R_ctr3_ordln ,, (r_readB /\ (r_reg lel = (WORDN 3 IS))) in
let new_R_icr load =
(r_writeB /\ ( (r_reg_sel = (WORDN 3 0) ) \/ (r_reg_lel ffi (WORDN 3 i) ) } ) in
let new_R_icr_old ffi ({niw_R_icr_load) ffi> R icr I R icr old) in
let new_R_icr_malk = ((new_R_icr_load) ffi> BSel(I_&d In) I R_icr malk) in
let new_R_icr -
((R_icr_load)
=> ((-(r_reo_lel = (WORDN 3 I))) => (Andn rlp (R_icr_old, R_Icr mask))
I (Orn rep (R icr_old, R_icr mask)))
I R_icr) in
let new_R icr_rden =
((now R_flm_itate ffi RA) /\
( (r_reg_sol - (WORDN 3 0) ) \I (r_rog_lel - (WORDN 3 i) ) ) ) in
lot srl_0 = MALTER ARBN {i,0) (BSol(Cpu_f&il))) in
lot It3_0 n MALTER Irl_0 (3,2) (BSol(Rolot_cpu))) in
lot srS_0 - ALTER it3_0 (8) (BSol(Piu_fail))) in
lot .r9_0 - ALTER .r8_0 (9) (BSilCPmm_fa21))} in
lot srlS_0 = MALTER sr9_0 (15,12) (BSel(S state))) in
lot st21_0 - MALTER srlS_0 (21,16) (BSel(Id))) in
let st23_0 - MALTER st21_0 (23,22) (BSol(ChannolID))) in
lot ir24_0 - ALTER ir23_0 (24} (BSol(CB_parity))) in
lot st27_0 - MALTER ir24_0 (27,25) (BSel(C_ss))) in
lot mr28_0 - (ALTER st27_0 (28) (BSel(MB__parity))) in
let now_R ir - ((r_flm_cntlatch) ffi> ir28_0 I R_ir) in
lot now_R_ir_rden = (r_roadB I\ (r rog_lel = (WORDN 3 4))) In
lot r_int0 on - (((ELEMENT Rior (0)) I\ (ELEMENT R_icr (8))) \/
( (ELE_NT R icr (1)) /\ ELEMENT R_icr (9)) ) \I
((ELEMENT R icr (2)) /\ ELEMENT R icr (i0))) \I
((ELEMENT R_icr (3)) /\ ELEMENT R_icr (11))) \I
((ELEMENT R_icr (4)) /\ ELEMENT R_icr (12))) \/
((ELEMENT R_icr (5)) /\ ELEMENT R_icr (13))) \I
( (ELEMENT R icr (6)) /\ ELEMENT R_icr (14)) ) \I
((ELERmNT R_Icr (7)) /\ ELEMZNT R_icr {IS))}) in
lot now_R Int0 dls = r_Int0_en in
let r_int3_en - ( ( (ELEMXNT R_icr (16)) /\ (ELEMENT R_icr (24)) ) \/
((ELEMENT R_icr (17)) /\ (ELEMENT R_icr (25))) \/
{(ELEMENT R icr (18)) I\ (ELEMENT R icr (26))) \I
( (ELEMENT R_icr (19)) I\ (ELEMENT R icr (27)) ) \/
( (ELEMXNT R_icr (20}) /\ (ELEMENT R_icr (28)) ) \I
( (ELEMENT R_icr (21)) /\ (ELEMENT R_icr (29)) ) \1
((ELEMENT R_Icr (22)) /\ (ELEMENT R icr {30))) \/
((ELEMENT R_icr (23)) /\ (ELEMENT R_icr C31)))) in
lot now_R_Int3 dil -- r_int3 en in
let now_R_busA_latch -
({R_ctr0_irdon) ffi> R_ctr0 in |
(R_otr0_ordon) .> R_ctr0 out I
{R_ctrl irdon) -_ R_ctrl_in I
(R_otrl_ordon} _> R_ctrl out I
(R_ctr2_irdon) .> R_ctr2_in n
(R_ctr2_ordon) -> R_ctr2 out i
(R_ctr3_irdon) .> R ctr3_in l
(R_ctr3_ordon) .> R ctr3 out l
(R_icz_raon) -> R_Ior I
(R_ccr_rdon) .> R cot I
(R_gcr_rdon) ffi> R_gcr i
(R_ir_rdon) -> R_Ir I ARBN)))))))))))) in
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let new_R ram_ale_ = (BSel(I_rale_)) in
let new_R_fBm_mrdy_ = (BSel(I_mrdy_)) in
let new_R_fom_laJt_ - (BSel(l_lamt_)) in
let new_R_fmm_ret - (BSoI(Ret)) in
(RState
)J;
new_R ctr0 new_R_ctrl new R ctr2 now_R_ctr3
now_R_bumAlatch now_l__fom_atnto
now_R_fmm_ale_ now R_fom_mrdy_ new R_fem_last_ new_R_fam_rat
now_R_int0_dim new R_int3d£s new_Rc01cout_del new_R_intl_on
new_R¢23_cout_dol new_R_lnt2en now_R_wr now R_cntlatch_del
now_R_srdFdel_ new_R_roggel new_Rctr0_in new_R_ctr0_-_nax_gol
now_Rctr0_irden new R_tr0cry new_Rctr0_new now R_ctr0_out
new_R_ctr0_orden new R_ctrl_in new_R_ctrl_mux_sel new_R_ctrl_irden
new_R_ctrlcry new_Rctrl_new new_Rctrl_out new_R_ctrl_orden
new_R_ctr2_in new R_ctr__mux_eel new R_ctr2_irden new_R_ctr2_cry
new_R_ctr2new new_R_ctr2_out new R_ctr2_orden new_R_ctr3_in
new R_ctr3_mux_sel new_R_ctr3_irden new_R_ctr3cry new_R_ctr3_new
new_Rctr3out new_R_ctr3_orden new_R_icr_load new R_icrold
now_R_icr_mask new_R_icr new R_icrrden new_R_ccr new Rccrrden
new_R_gcr new R__crrden new_R_sr new_R_srrden)"




let RCIockOF - now_definition
('RClockOF',
"I (rep t^REP_tF) {e zr_state)
RClockOF rep • • -
(e zr_env)
lot R_fn__|tate + R_fem_st&teS • and
R_fem_ale_ = R_fsm_ale_S • and
R_fem_mrdy_ = R_f•m_mrdy_s • and
R_fsm_laet_ - R_fs__last_S • a_d
R_fsnt_rst I R_fs__rstS • and
R_ctr0_in = R_ctr0_i_S • a_d
R_ctr0nnax_sel = R_ctr0_mux_oelS • and
R_ctr0 - R ctr0S • and
R_ctr0_irden - R_ctr0_irdenS • and
R_ctr0_new s R_ctr0_newS • and
R ctr0 cry - R ctr0 crys • a_d
R_ctr0_out _ R ctr0_outS • and
R ctr0_orden - R_ctr0_ordenS • and
R_ctrl_in - R_ctrl_inB • and
R_ctrl_mux_•el - R_etrl_mux_selS • and
R_ctrl _ R_ctrlS • and
R_ctrl_irdon - R_ctr1_IrdenS • and
R_ctrl_new - R_ctrl_newS • and
R_ctrl_cry - R_ctrl_cryS • and
R_ctrl_out • R ctrl_outS •
R_ctrl_orden • R ctrl_ordenS • and
R ctr2_in - R ctr2_inS • and
R ctr2_mux_sel = R ctr2_mux_sels • and
R_ctr2 i R ctr2S • and
R_ctr2_irden - R_ctr2_irdanS • end
R_ctr2_naw - R ctr2_newS • and
R ctr2_cry - R_ctr2_cryS • and
R_ctr2_out - R_ctr2_outS • and
R_ctr2_orden - R_ctr2_ordenS • and
R__ctr3_in - R__etr3_inS • and
R ctr3_mux_sel - R_otr3_w_x_eelS • and
R_otr3 - R_ctr3S • and
R_ctr3_irden - R_ctr3irdenS • and
R ctr3 new - R_ctr3_newS • and
R_ctr3 cry - R_ctr3_cryS • and
R__ctr3_out - R_ctr3_outS •
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let
R_ctr3_orden = R_ctr3_ordenS s and
R_icr_load = R_icr_loadS s and
R_icr_old = R_icr_oldS s and
R_icr_mask = R_icr_maskS s and
R icr_rdan = R_Icr rdenS s and
R_icr = R icrS s and
R_ccr - R ccrS s and
R_ccr rden = R_ccr_rdenS s and
R_gcr = R_gcrS s and
R_gcr_rden = R_gcr_rdenS s and
R_er = R_srS s and
R sr_rdan = R_sr rdenS s and
R_int0_dis = R_int0 dlsS • and
R_int3_dis = R_int3 dlsS s and
R_c01_cout d@l = R_cOl_cout_dalS • and
R_intl_en = R_intl enS • and
R_c23 cout del = R_c23_cout dais s and
R_int2_en = R_int2_anS • and
R_wr = R wrS s and
R_cntlatch del = R_cntlatch_dalS s and
R_srdy_dal_ = R_srdy_d•l S s and
R_reg_sal = R_reg_ealS s and
R_busA_latch = R_busA_latchS • in
Rat - Rate • a_d
I_ad_in = I_ad inE • and
I_rala_ - I_rale E • a_d
I_last = I_last_E • and
I be = I__a_E •
I_mrdy_ n I mrdy_E • and
Disable int = Disablo intB • and
Disable wrltos = Disable_writosE • and
Cpu_fail - Cl>u_failE • and
Reset cpu = Roast_el>uS a and
Piu_fail = Piu failE • and
PJm_fall = Prom failE • and
• _state = S_stataE • and
Id = IdR • and
Chan_elID = ChannalIDE • and
CB__arlty = CB_DarityE • and
MB__Darlty = MB_DarityE • and
c_ee _ C_aiE • in
lot now R_fem"_stato =
((R_fem_rst) => RI I
((R_fsm stats = RI) => ((-R ram_ale_) => RA l RI) I
C (R_fem__stato = RA) => ((-R_fs_dy_) -> RD I RA) [
((-R_fsm_last) => RZ I RA)))) in
lot r_f•m_cntlatch ,, ((R fame_state = RZ) /\ -R fsm__ale_) in
let r fsm_srdy_ = -((R_fsm_•tata = RA) /\ -R_fsm tardy_) in
let new R_wr = ((-BSel(I_rale_)) => (ELEMENT (BSel(I_ad_in)} (27)} I R_wr)
in
let new_R_cntlatch_del = r_fsm_cntlatch in
let new_R_srdy_del_ = r_fsm_erdy_ in
lot new_R_reg •@i =
((-Bsal(I_rale_)) => (SUBARRAY (BSal(I_ad_in)) (3,0)) I
((-R_srdy_d@l_) -> (INCN 3 R_reg_sel} I R_reg_sel)) in
let r_reg eel = ((~R erdy_dal_) => (INCN 3 R_rag •el) i R_reg s•l) in
let r_writsA = (-ASel(Disable_writes) /\ R wr /\ (naw_R_fsm state = RD)) in
let r_writeB = (-BSel(Disable_write•) /\ naw_R wr /\
(new_R_fsm_state = RD)) in
lot r_readA = (-R_wr /\ (new R_fsm_etate z RA)) in
let r_readB = (-naw_R_wr /\ (new_R_fsm_state = RA)) in
let r_eir_wr01A = ((r_writaA /\ ((r_rog_sol = (WORDN 3 8)} \I
(r_reg_sel = (WORDN 3 9)}))) in
let r_cir_wr01B = ((r_writaB /\ ((r rag_eel = (WORDN 3 8)) \/
(r_rag_sel = (WORDN 3 9) )) )) in
let r_cir_wr23A = ((r_writaA /\ ((r rag_•el = (WORDN 3 10)) \/
(r_reg_eal = (WORDN 3 11))))) in
let r_cir_wr23B = ((r_wrlteB /\ ((r_rag_ssl = (WORDN 3 i0)) \/
(r_rag_sal = (WORDN 3 11))))) in
let naw_R_ccr = ((r_writaB /\
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(r_reg_=el = (WORDN 3 3))) => BSel(I_ad_in)
let new R ccr rden = (r readB I\ (r_reg sel = (WORDN 3 3})) in
let new R_gcr = [ (r_writeB /\
(r reg_sel = (WORDN 3 2))) -> BSel(I_ad_in]
let new_R_gcr_rden = (r readJB /\ (r_reg_sel = (WORDN 3 2))) in
let new_R_c01_cout_del = R_ctrlcry in
let intl_enR . (((ELEMENT new_R_gar (17)) /\ R c01 cout_del] \/
-(ELEMENT new R_gcr (18))) in
let intl_enS = ((ELEMENT new_R__gcr (18)] /\
(R_ctrl_cry /\ (ELEMENT new R__gcr (16)) \/ r_ci-r_wr01B)) in
let new R intl en =
((intl_enR \/ intl_enS)
=> ((intl enS /\ -intl enR) -> T I
(-intl_enS /\ intl_enR) => F I
(-intl enS /\ -intl_eDR) => F i ARB)
I R_intl_en) in
let new_R_c23 cout_del = R_ctr3 cry in
let int2_enR = (((ELEMENT new_R_gcr (21)) /\ R_c23_cout_del) \/
-(ELEMENT new_R_gcr (22))) in
let int2_enS = ((ELEMENT new__R__gcr (22)) /\
(R_ctr3_cry /\ (E_ new_R_gcr (20)) \/ r_cir_wr23B)) in
let new R Int2 en -
((Int2_enR \/ int2 e_)
=> ((IDt2 enS /\ -int2 eDR) => T l
(-int2_enS /\ iDt2_eDR) => F f
(-int2_enS /\ -int2_enR) => F I ARB)
I R Int2_en) In
let new_R_ctr0_in =
((r_wrlteB /\ (r_reg sel = (WORDN 3 8))) => BSel(I_ad In) I R_ctr0_in) in
let new R ctr0_mux_sel =
((R ctrl cry /\ (3LEMENT new_R_gcr (16))) \/ r cir_wr01B) in
let new_R_ctr0_irden - (r_readB /\ (r_reg_sel = (WORDN 3 8))) in
let new__R__ctr0 = ((R_ctr0_lux sel) => R ctr0_in I R__ctr0_new) in
let new_R_ctr0_new -
(((ELZMENT R_gcr (19))) -> (INCN 31 new_R_ctr0) I new R ctr0) in
let new_R ctr0 cry = ((ELEMENT R_gcr (19)) /\ (ONES 31 new_R_ctr0)) in
let new_R__ctr0_out = ((r_fsm_cntlatch) => R__ctr0__w I R__ctr0out) in
let new_R_ctr0_orden = (r_readB /\ (r reg_sel = (WORDN 3 12))) in
let now_R_ctrl_in -
((r_wrlteB /\ (r_reg_sel - (WORDN 3 9))) => BSel(I_ad_in] i R__ctrl_In) in
let new R_ctrl m_Ix_sel -
((R_ctrl_cry /\ (ELEMENT new_R_gcr (16))) \/ r_clr_wr01B) in
let new_R_ctrl_Irden = [r readB /\ (r reg_sel = (WORDN 3 9))) in
let new_R_ctrl - ([R_ctrlmux_sel) -> R_ctrl_in I R_ctrl_new) in
let new_R ctrl new = ((R_ctr0_cry) => (INCN 31 new_R__ctrl) I new_R__ctrl) in
let new_R_ctrl_cry = (R air0 cry /\ (ONES 31 new_R__ctrl)) in
let new_R_ctrl_out = ((Rcntlatch_del) => R_ctrl_new a R_ctrl_out) in
let new_R__ctrl_orden = {r_readB /\ (r_reg_sel = (WORDN 3 13))) in
let new R_ctr2 In =
((r_writeB /\ (r_reg_sel = [WORDN 3 i0))) => BSel(I_ad_in) S R_ctr2 in) in
let new R ctr2_Jmlx sel =
((R_ctr3_cry /\ (ELEMENT new_R_gcr (20))) \/ r_clr_wr23B) in
let new_R_ctr2_irden - (r_readB /\ (r_reg_sel = (WORDN 3 10))) in
let new_R_ctr2 = ((R_ctr2_ux_sel) => R_ctr2_in I R_ctr2_new) in
lot now R ctr2_new m
(({ELEMENT R__gcr (23))) => (INCN 31 new_R__ctr2) i now R__ctr2) in
lot now R_ctr2_cry = ((ELEMENT R__gcr (23)) /\ (ONES 31 now R__ctr2)) in
lot now_R__ctr2_c.zt = ([r_fs_t_cntlatch] -> R ctr2_DJw I R_ctr2 out) in
let new_R_ctr2_ordon = (r roadB /\ (r_rog_sel = (WORDN 3 14))] in
lot now_R_ctr3_in .
((r_writeB /\ (r_reg_sel . (WORDN 3 ii))) -> BSol(I_ad_in) i R__ctr3_In) in
lot new_R_ctr3__muxeel .
((R__ctr3_cry /\ (ELEMENT new_R_gcr (20))) \/ r_cir_wr23B) in
let new__R__ctr3_iraen - (r_reed_ /\ (r_reg_sel = (WORDN 3 ii))) in
let new__R__atr3 - ((R__ctr3_mux_sel] -> R__ctr3_in I R__ctr3_new) in
let new_R_ctr3_new . ((R._ctr2 cry) s> (INCN 31 new_R_ctr3) I new_R_ctr3) in
let new_R_ctr3_cry - (R__ctr2_cry I\ (ONES 31 DJw_R_ctr3)) in
let new_R__ctr3_out = ((R__cntlatch_del) -> R ctr3_new l R__ctr3_out) in
let new_R__ctr3_orden - (r_readB /\ (r_reg_sel = (WORDN 3 15))) in
let new R icr load =
(r_writeB /\ ((r_reg eel - (WORDN 3 0)) \/ (r_reg_sel - (WORDN 3 1)))) in
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lot now_R_icr_old = ((new_R_icr_load) -> R_icr [ R icr old) in
lot now_R__icr malk = ((new_R_Icr_load) => BSel(I_ad in) I R_icr_malk) in
let new_R_icr =
((R_icr load)
=> ((-(r_rog_lol = (WORDN 3 1))) => (Andn rop (R_Icr_old, R_icr mask))
I Corn top (R icr_old, R_icr_malk) ) )
I R_icr) in
lot now R_icr_rden -
((now_R_flm Itate = RA) /\
((r_rog sol = (WORDN 3 0) ) \/ (r_rog_aol - (WORDN 3 i)) )) in
lot srl_0 - (MALTER ARBN (I,0) (BSol(Cpu fail))) in
lot 8r3_0 = (MALTER Irl_0 (3,2) (BSel(Relet_cpu))) in
lot srS_0 - (ALTER 8r3_0 (8) (BSol(Piu_fail))) in
lot 8r9_0 = (ALTER 8r8 0 (9) (BSol(Pun_fail))) in
let 8r15_0 = (MALTER st9 0 (15,12} (BSel(S_Itato))) in
lot 8r21_0 = (MALTER sr15_0 (21,16) (BSel(Id))) in
lot .r23_0 = (MALTER 8r21_0 (23,22) (BSol(ChannelID})) in
let 8r24 0 = (ALTER Ir23_0 (24) (BSol(CB_.parity))) in
lot 8r27_0 = (MALTER 8r24_0 (27,25) (BSol(C_ss))) in
lot .r28_0 = (ALTER st27 0 (28) (BSoI(MB parity))) in
lot new_R_sr = ((r_fsm_cntlatch) --> Ir28_0 I R at) in
let new_R_lr_rdon = (r_readB /\ (r_rog_sol = (WORDN 3 4))) in
let r_int0_on = ( ( ELEMENT R_icr (0)) /\ (ELEMENT R_icr (8)) ) \/
( (ELEMENT R__icr (I) /\ ELEMENT R_icr (9)) ) \/
( (ELEMENT R_icr (2) /\ ELEMENT R_icr (10)) ) \/
((ELEMZNT R_icr (3) /\ ELEMENT R_icr (11))) \/
( (ELEMXNT R_icr (4) /\ ELEMENT R__icr (12)) ) \/
( (ELEMENT R_icr (S) I\ ELEMENT R_Icr (13)) ) \/
( (ELEMENT R_icr (6) /\ ELEMENT R_icr (14)) ) \/
((ELEMENT R_icr (7) /\ ELEMENT R_icr (15)))) in
lot new_R_int0 dim = r_int0 on in
let r_int3_en = ( ( (ELEMENT R_icr (16)) /\ (ELEMENT R_icr (24)) ) \/
( (ELEMENT R_icr (17)) /\ (ELEMENT R_icr (25)) ) \/
( (ELEMENT R_icr (18)) /\ (ELEMENT R__icr (26)) ) \/
((ELEMENT R_icr (19)) /\ (ELEMENT R_icr (27))) \/
((ELEMENT R_icr (20)) /\ (ELEMENT R_icr (28))) \/
((ELEMENT R_icr (21)) /\ (ELEMENT R_icr (29))) \/
( (ELEMENT R_icr (22)) /\ (ELEMENT R_icr (30)) ) \/
((ELEMENT R_icr (23)) /\ (ELEMENT R_icr (31)))) in
lot now_R_int3_dil _ r_int3_on in
let new_R_bulA_latch =
((R_ctr0_irdon) .> R_ctr0_in [
((R_ctr0_orden) .> R_ctr0_out [
((R_ctrl_Irdon) -> R ctrl_in J
((R_ctrl_orden} .> R_ctrl_out [
((R_ctr2_irden} -> R_ctr2_in [
((R ctr2_ordon) -> R ctr2_out [
((R ctr3_irden) => R__ctr3_in I
((R ctr3_ordon) .> R ctr3 out [
((R_icr rdon) => R_icr I
((R ccr_rdon) => R ccr I
((R_gcr_rdon) => R___cr [
((R_ir_rden) -> R_sr [ ARBN)))))))))))) in
lot now_R_fsm_ale_ - (BSoI(I tale_)) in
let now R_fsm_mrd¥_ = (BSel(I_mrdy_)) in
let now_R_flm__lalt_ n (BSel(I_lalt_)) in
let new_R_flm__rgt = (BSoI(RIt)) in
let I_ad_out =
(((-R wr /\ ((now_R_Zlm,_Itate = RA) \/ (now_R__flm__Itate = RD)))
=> (BUSN new_R__iA_l&tch) I Offn),
((-now_R__wr /\ ((now_R__fsut_Itat@ = RA) \/ (now_R_fsm_Itat@ = RD)))
=> (BUSN now R_busA latch) [ Offn)) in
let I_irdy_ =
((((now_R__fgut_stato - RA) \/ (nlw_R_flm Itato = RD))
=> (WIRE -((R_fsm Irate = RA) /\ -R_fsm_mrdy_)) [ Z),
(((now_R_flm_stato - RA) \/ (now_R flm_itato = RD))
=> (WIRE -((R_flm,_itato = RA) /\ -R fsm__rdy_)} J Z)) in
lot Int0_ =
((-(r_int0 on /\ -R int0_dis /\ -ASol(Disablo_int))),
(-(r int0_on /\ -R_int0_dis /\ -RSolCDisablo_int)))) in
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let Intl =
( (R_ctrl_cry /\ R_intl_en /\ -ASel(Disable_int) ),
(R_ctrl_cry /\ new_R_Intl_en /\ -BSel(Disable Int))) in
lot Int2 =
( (R_ctr3_cry /\ R_int2_en /\ -ASel(Disabls_int) ),
(R_ctr3_cry /\ new_R_int2_en /\ -BSel(Disable_int))) in
let Int3 =
((-(r_int3_en /\ -R Int3 dis /\ -ASel(Disable_int))),
(-(r_int3 on /\ -R_int3 dis /\ -BSel(Disable_int)))) in
lot Ccr = (R ccr, new_R_ccr) in
lot Led = ((SUBARRAY R_gcr (3,0}), (SUBARRAY new_R_gcr (3,0)))-In
lot Reset_error = ( (ELEMENT R_gcr (2&) ], (ELEMENT new_R_gcr (2&)) ) in
lot l_mn_invalid = ( (ELEMENT R_gcr (28)), (ELEMXNT new_R_gcr (28)) ) in
(ROut I_ad_out I srdy_ Int0_ Intl Int2 Int3_ Ccr Led Reset error
Pmm invalid) "
);;




let RC_Exoc = now definition
( 'RC_Exec •,
"! (rcl zRCI) (g :timec->r_st&te) (e :timec->r_env) (p :timec->r_out)
(t ttlmeC) .
RC_Exoc rcl • • p t = T"
);;
lot RC_PreC - now_definition
('RC ProC',
"! (rci zRCI} (• ztimoC->r_stato) (o ztlmeC->r_env) (p ztlmeC->r out)
(t _ tlmoC)
RC ProC rci • • p t = T"
)_;
lot RC PostC = new__dofinitlon
( 'RC_Po•tC ',
"! (rci :RCI) (8 ztimeC->r_state) (• :timeC->r_env) (p :timoC->r out)
(t , timeC)
RC_PostC rcl • • p t -
(• (t+l) = RClockNSF (s t) (e t)) /\
(p t - RClockOP (8 t) (• t))"
lot RC Correct - new_definition
( ,RC_Correct ',
"! (tel :RCI) (• ztimoC->r_st&te) (e ttimeC->r_env) (p :timeC->r out}
(t ztlmeC) .
Rc_Correct rcl • • p t =
RC_Exec rcl • • p t /\
RC_Pr•C rci • • p t
RC PostC rci • • p t"
);7
let RCSet_Correct = new_definition
( 'RCSet_Correct ',
"! (s ztimoC->r_state) (• ttimeC->r_•nv) (p ztimoc->r_out}





This section contains the theories caux_def, cblock_def, and cclock_def, defining the C-Port design.
9 6 ................................................................................
Pile: caux_def.,-1
Author: (c) D.A. Fura 1992-93
Data: 3 March 1993
This file contains auxiliary definitions for the C-Port of the PTEP PIU, an




set_search_path (8earch__Dath() • [,/hgxne/alvis6/dfura/ftep/piu/hol/lib/';
"/homa/elvis61dfura/hol/Library/tools/'
));;
system '_a ca_x def.th';;
new_theory 'cauX dof';;
map new__parent ['array_def';'wordn def';'busn def';'ineq'];;
new_type abbrev ('time', ":n_tm");;
naw_typa_abbrev (,wordn', -:(nLtm->bool)");;
new_type_8_abrev ('bUSh', ":(num->wire)");;
let MSTART s "WORDN 2 4";;
let MEND z "WORDN 2 5";;
let MRDY - bWORDN 2 6";;
let MWAIT - "WORDN 2 7";;
let MABORT 8 "WORDN 2 0";;
let SACK = "WORDN 2 5"77
let SRDY - "WORDN 2 6"7;
let SWAIT i NWORDN 2 7";;
let SABORT s _WORDN 2 0N;;
lot crafmm__ty_Axi_ -
define_type 'cmfsm__ty_Axiom'




'csfsm_ty = CSI l CSL I CSAI l CSA0 1CSAOW I CSALE I CSRR I
CSDI I CSD0 I CSACK I CSABT';;
let cefJm_ty Axiom -
define_type ,cefem_ty_Axiom'




'ce_stato = testate cmfmm_ty bool bool bool bool boo1 bool bool bool
bool bool word_ bool emfam_ty bool bool bool
]0ool bool bool wordn cofmm_tybool bool bool
boo1 bool boo1 boo1 boo1 wordn boo1 boo1 boo1
boo1 boo1 boo1 bool boo1 bool bool-bool boo1
wordn worcln wordn wor_u wordn wordn wordn
bool';;




-C_mfsm stateS {CCStata C mfem_etate C_mfmm_mrdy_an C mfem_D C mfem_grant
c_mfsm_rst C_mfmm_bum¥ C_mfsm_writo c_mfmm_crq__
C_mfmm_hold C_mfmm_lamt_ c_mfsm_lock_ C_mfsm_mm
C_mfmm_invalid C_mfmm_mtate C mfmm_D C_mfmm_grant
C_sfmm_rmt C_sfmm_write C mfem_addremmed C_sfmmhlda_
C_sfem_ms C_afmm state C efm__cale_ C_ofsm_lamt
C_$fmm_mala_ C_ofsm_rale C_afm__mr__ C_efmm_rst
C_lock in_ C_last in_ C_me C_clkA C_lamt_out_
C_mldle_del C_mrqt_del C_hold C_cout_01o_dol
C_cin_2_lo C_mrdy_dal_ C_iad_en_e_del C_wrdy C_rrdy
c_parity C_mource C_data_In C mlzewrbe Clad_out
C_ala0 C a3a2 C lad_in C_wr)
: C_mfem_etate";;




"C_mfmm_mrdy_anS (CCState C_mfmmmtata C_mfm__mrdy_an C_mfmmD C_mfmm_grant
C_mfsut_rmt C__fsm__husy C_fs__wrlta C mfs__crqt_
C mfsm_hold_ C mfmm_lamt_ C_mfmm_lock C_mfsm_ss
C_mfam_invalid C_sfsm_mtata C mfmm_D C_mfemgrant
C_mfmm_rmt C_efmm_writo C_mfmm_addraemed C_efmm_hlda_
C_sfmm_ms C_ofmm__stata C afsm_cala_ C afmm_laet_
C_efem. malo_ C_efem_rale_ C_afmmmrdy_ C afmm_rst
c_lockin_ c_last_in_ C_ms C_clkA C_lamt_out_
c_eldle_dal C mr_t_dol c hold C_cout0_le_del
C_cln_2_le C_mr_K_del C_iad_enm_del C wrdy C_rrdy
C_parity C_mource C_data_in C_aizawrba C_iad_out
C_ala0 C_a3a2 C_iad_In C_wr)
: C_mfem erd¥_en"a;




-c_mfmm_Ds (teState C_mfmm_mtata C_mfem_mrdyen C__fem_D C_mfem_grant
C_]mfmm_rmt c_mfmm_bua¥ c_mfmmwrite C_mfmmcrq__
C_mfsm_hol__ c_mfmm_lamt_ C_mfmm_lock_ C mfsm_sm
C_mfam__invalid C_efsm_mtata C mfsm_D C_mfmm__Fr_nt
C_efsmrmt C_sfmm_writa C_sfemaddromsed C_sfmmhlda_
c_sfmm_ms C ofmm_mtato C_efmm_calo_ C ofmm_last
C_ofmm_malo_ C ofsm_rale_ C_afsm_mrdy_ c efem_ret
C_lock_in_ C last In_ C ms c_clkA C last_out_
C_midlo_dsl C_mrqt_dsl C_hold_ C_cout_0_lodol
c_cln_2_lo C_mrdy_dol_ c iad_en_m_dol C_wrdy C_rrdy
C_parity C_mourco C_data_in C_mizowrbe C_iad_out
C_ala0 C_a3a2 C_iad_in c_wr)
- c_mfam_D";;





"C mfsm_grantS (CCState C_mfsa_state C mfsm_srdy en C_mfsm_D C mfsm_grant
C_mfsm_rst c_mfsu__busy C_mfsm_wrlte c_mfsm_crqt_
C_mfsm hold_ C_mfsm_lest C roles_lock_ C_mfsm_ss
C_mf0m_invalid C_sfsm_state C_sfsm_D C sfsm grant
C_sfsm_rst c_sfsnt_writo C_sfsm_eddressed C_sfsm_hlda
C_sfsm ms C_efsm_stato C_efsm_cals_ C_efsm_last_
C_efsm_male_ C_efsm_rele_ C_efsm_srdy_ C_efsm_rst
C_lock_In_ C_last_in_ C_ss c_clkA C_last_out_
C_sidlo_del C_mrqt_dol C_hold_ C_cout 0 io del
C_cin_2 le C_mrdy_del_ C_iad_en s_del C_wrdy C_rrdy
C_parity C_source c_data_in c_sizewrbo c-lad_out
C_ala0 C_a3a2 C_iad_in C_wr)
= c roles_grant";;




"c_mfsm_rstS (CCState c_mfsm__state C_mfsm__srdy_on C_mfsm_D C_mfsm_grant
c_mfsm_rst c_mfem_busy c mfsm writs C_mfsm crqt_
C_mfsm_hold C_mfsm_lest_ C mfsm lock_ C_mfsm_ss
C_mfsm_invalid C_sfsm_state C_sfsm_D C_sfsm grant
C_sfsm_rst C_sfsux_write C_sfsut_addresssd C_sfsm hlda_
c_sfsm_ms C_efsm state C ofsm_cale_ C_efsm_last_
C of era_male_ C_efsm rale_ C efsm_srdy_ C_efsm rst
C_lockin_ C_last_in_ C_o8 c_clkA C_last_out_
c_sidlo_dsl C_mrqt dol c_hold_ C cout_0_le_del
C_cin_2_le C_mrdy_dol C_iad_sn s_dsl C wrdy C_rrdy
C_parity C_source C_data_in c_sizowrbo C_lad_out
C_ala0 C_a3a2 C_iad_in C_wr)
= C mfsR rst";;




"C_mfsm_busyS (CCState c_mfsa_state C_mf0m_mrdy_en C mfsm_D C torture_grant
C mfsm_rst C roles_busy C_mfsm_wrlte c_mfsm_crqt_
c_mfsm_hold_ C mfsm_last C roles_lock_ C_mfsm_ss
C mfsm_invalid C_sfsm_state C_sfsm_D c sfsm_grant
C_sfsm_rst C_sfsm_wrlto C_sfs_addressod c_sfsm_hlda
C_sfsm_ms C_efsm_stete C_efsm_cale_ C_efsm_last_
C_efsnt_male_ C efsm_rala c_efsm_srdy_ c_ofsm_rst
C_Iock_in_ C_last_in_ C_ss C_clkA C_lest_out_
c_sidlo_dsl C_mr_t dol C_hold_ C_cout 0 io_dsl
C cin_2_le C_mr__del_ C_iad_on_0_del C_wrdy C_rrdy
C_parlty C_sourco C date in C_slzowrba c_iad_out
C_ala0 c_a3a2 C_iad_in C_wr)
= C_mfsm_busy";;




"c_mfs__writeS (testate C_mfsut_state C_Mfsm srdy_en c_Mfsm__D c_mfsm_grant
c_mfsm rst C_mfsm_busy c_mfsm_write c_mfsm_crgt_
c_Bfs_t_hold_ c_Bfsla_l&st_ C_mfs__lock_ C_mfs__s0
c_mfsm_invalid C_sfsm_stata C_sfsmD C_sfsm_grant
C_sfsm_rst C_sfm__wrlte C_sfs__ad_Lrassad c_sfsmhlda_
C_sfsm_mm C_efsm_stata C_ofsm_cnls_ C_efsm_last
C_afsm_male_ C_efs__rele_ C_efsm_srdy_ C_ofsm_rst
C_lock_In_ C_last_iEt_ c_s0 c_clkA C last_out_
c_sidle_del C_mrq_=_dol C_hold_ C_cout_0_ledel
C_cin_2_la C_mrdy_dal_ c_iad_en_s_del C_wrdy C_rrdy
C_parity C_source C data in C_sizawrbo C_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
= c_mfsm_write"j;





#C_mfsm_crqt_S (ccState c_mfsm_state c_mfsm_srdy_an C mfmm_D c_mfsm grant
C_mfsL_rst C slam_busy C_mfsm_write C mfam_crqt_
C_mfsm__hold__ C_mfmm__lamt_ C_mfsnt_lock_ C_mfs__ss
C_mfmJ__invalid C_mfsm_mtate C_sfs__D C_mfsm_grant
C mrs._rat C sfmm_wrlte C_sfsm_addressed C_sfsm_hlda_
CII f m_ C_ofsm_mtato C_efsmLcalo_ C_ofmm_lamt_
C_ofsm_malo_ C_ofsm_ralo_ C_ofsm._srdy_ c_ofsm_rst
C lock_in_ C last_in_ C_ss C clkA C_last_out
C_sidlo_dol C_mrqt_dol C_hold C_cout_0_Io_dol
C_cin_2_lo C mrd¥_dal_ C_iad an s_dol C_wrdy C_rrdy
C_parity C_source C_data_in C mizowrbo C-lad_out
C_ala0 C_a3a2 C_i&d in C_wr)
= c_mfs__crqt_"; ;




"C_mfsm_hold_S (teState C_mfsm%_stato C_mfmm_mrdy_on C_mfsm_D C slam_grant
C_mfsm_rst C_mfem_bus¥ C_mfsm write C_mfsm_crqt_
C_mfsm_hol__ C mfsm last_ C_mfmm_lock_ c_mfmm_ss
c_mfsm_invalid C_sfs__state C_mfsm__D C torture_grant
C_sfsl_rst C_sfmm_write C_sfsm_addromsed C_sfmm hlda_
C elms_ms C_ofmm_mtate C_ofsm_cale C_ofm__lamt_
C_efmn male_ C_efsm_ralo_ C_ofsm_srdy_ C_ofsm_rst
C_lock_i__ C_last_In_ C_ms c_clkA C_last_out
c_sidle_dol C_mr_t_dol c_hold_ C_cout_0_Io_dol
C cin_2_io C_mrdy_dol_ C_iad_on s_dol C_wrdy C_rrdy
C_parity C source C_data in C_misowrbo C iad out
C_ala0 C_a3a2 C_iad_in C_wr)
= C_mfmm_hold_'_ ;
lot c_mfsm_last_S = now_rocursivo_definition
false
CCmmtat$
' c___f Sm__l&st__S '
"C mfsm lamt_S (CCStato C_mfmm_mtato C_mfmm_mrdy_en c__fsm__D c_mfmm__rant
C_mfs__rst C_mfsm_halsy C_mfsm._writo C_mfsm_crqt_
C_mfsl_hold_ C__Eswk_last_ C_mfm__lock_ C_mfsm_ms
c_mfmm_invalid C_sfmm_state C mfmm_D C_mfmm_grant
C_mfmm_rmt C_mfm__write C mfmm_addLremmed C_mfmm_hlda_
C mfst__ms C olaf_state C_ofsm_c&le_ C_ofmm_last_
C_efsm male_ C_afsm__ralo_ C_ofsm_mrdy_ c of ms_rat
C_Iock_i__ C_last_in_ C_ss C clkA C_last_out_
C_sldls_dol C_mrqt_del C_hold C_cout_0_ls_dol
C_cin_2_lo C_mrdy_del_ C_iad_on_s_dol C_wrdy C_rrdy
C_parity C source C_data_in c_sizowrbo C_iad_out
C_ala0 c_a3a2 C_iad_in C_wr)
m C_mfmxk_lamt_"; 3




"C_mfsm_lock_S (CCState C torture_state c_mfml__srdy_sn C_mfsm_D C_mfsm grant
c_mfsm_rst c_mfsm_J0_s¥ C_mfsm_write C_mfmm_cr_t_
C_mfmm_hold_ C torture_last_ C mfm__lock_ C_mfmm_ms
c_mfsm_inv&lid C_mfmm_mtate C_mfmm_D C_mfmm_grsmt
C_sfmm_rst C afros_write C sfsm_&ddromsed C_afmm_hlda_
C_sfsm_ms C_efmm_stata C slam_tale C_efmm_last_
C eras_male_ C_ofsl_rale_ C ofsm_srdy_ C_ofsm_rst
C lock in_ C_lamt_In_ C_sm C clkA C_last out_
C_sldlo_dol C mr_t_del c_hold_ c_cout_0_le_dol
C_cin_2_Io C_mrd_y_del c lad on_s_dol C_wrdy C_rrdy
C__arity C source C_data_in C_sizowrbo C iad out
C_ale0 C a3a2 c_iad_in C_wr)
- C mfent_lock_"a ;





"C mfsm_ssS (CCState C_mfsm_state C_mfmm_srdy_an C_mfsm_D c_mfsm_grant
C_mfmm rmt C_mfsm busy c_mfmm_write c_mfm__crqt_
c_mfmm_hold_ C_mfmm__latt_ C mfmm_1ock_ c_mfmm_mm
C_mfmm_invalid C_mfsm_mtata C_mfm__D C_mfmm_grant
C_sfsm_rst C_sfsm wrlta C_sfsm addressed C_mfsm_hlda_
C_mfsm_ms C_afsm_stato C_efsm_cale_ C_afsm_last_
C_afsm_male C_efsm_rale_ C_efmm_mrdy_ C_eEmm_rst
c_lock in_ c_last_in_ C_am C_clkA c_laet_out_
C_sldle_del C_mrqt_del c_hold_ C_cout_0_Io_dal
c_cin_2_le C mrdy_dal_ C_lad_en_m_del C_wrdy C rrdy
C_.parity C source C_data_in C_sizewrbe C-_lad_out
C_ala0 C_a3a2 C_iad_in c_wr)
= c_mfsm el#;;
let c_mfsm_invalidS - new_recurmive_definition
false
cc_state
'c_mf sm inval idS '
"c_mfmm invalids (CCStata C_mfsN__mtate c_mfsm_srdy_an C_mfsm_D C_mfmm__rant
c_mfsm_rmt C mfsm busy c_mfmm_write C_mfmnt crqt_
c_mfmm_hold_ C_mfmm_lamt_ C_mfmm_lock_ C_mfmm_se
C mfmm_invalid C_mfmm_mtate c_mfmm__D C_sfmm grant
C_sfmm_rmt C slam_write C_sfsm_addramsad C_mfsm_hlda_
C_sfsm_ms C_efsm_state C_efsm_cale_ C_afsm_last_
C_efsm_male_ C_ofsm_rale_ C_efsm srdy_ C_efsm_rst
C_lock_in c_last_in_ C_mm C_clkA c_lamt_out_
C_sidle_del C_mrqt_dal c_hold_ C cout_0_la_del
c_cin_2_le C_mrdy_del_ C_lad_an_m de1 C_wrdy C_rrdy
C_parity C_sourca C_data_in C mizewrbe C_iad_out
C_ala0 C_a3a2 C_lad_in C wr)
. c_mfsm invalid";




-C_sfsm_stateS (CCState C_mfsm_mtate C_mfmm_srdy_an c_mfmm_D C_mfsm_grant
c_mfsm_rst c_mfmm busy c elms_write c_mfsm_cr__
C_mfm__hold_ C_mfmm._lamt_ C_mfm__lock c_mfmm_mm
C mfm__invalld C elms_state c_mfmm_D C_mfmm_grant
C_sfmm_rmt C_mfsm_write C_mfm__addrasmed C_mfmm_hlda_
C_mfmm_ms C of ms_state C_afmm_cale_ C_efml_lamt_
c_ofmm_mala C_efmut_rale_ C ofsm_mrdy_ C_ofmm_rst
C_lock_in_ c_last_in_ C_ms C clkA C_last_out_
c_sidle_del C_m__del c_hold_ C cout_0_la_del
c_cin_2_la C_mrdy_dal_ c_iad_en_a_dal C_wrdy C_rrdy
C_parlty C_mourca C_data_in C_slzawrbe C_iad_out
c_ala0 c_a3a2 C_i&d_in C_wr)
: C alms_state";;
let C_mfsm_DS - new_recurmive_definltion
falma
cc_mtate
• C_s f em_DS '
"C_mfmm_DS (CCState c_mfmm_state c_mfmm_srdy_en C_mfsm_D c_mfsm_grant
C mfsm_rst c mfm_%_buay C_mfsm_write C_mfs__cr__
c_mfm__hold_ C slam_last_ c_mfmm_lock_ C_mfmn__sm
C elms_invalid C_sfmm_mtata C_mfmm_D C_sfsm_grant
C_mfmm_rmt c_sfsm write C_mfsm_addrassad C_mfsm_hlda_
C_mfm__ms C_afmm_state C_ofmm_cala_ C of am_last_
C_ofmm_mala_ C ofmm tale_ C_efsm_mrdy_ C_ofmm_rmt
c_lock_in_ C_lastin_ c_ms c_clkA C_lamt_out_
C_sidlo_dol C mr._do1 C_hold_ C_cout_0_io_dol
C cin_@_le c_mrdy del_ C_iad_on_m_dol C_wrdy C_rrdy
C_parity C_mourco C_data_in C_sizowrbo C_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
c_efmm_ D" ; j
let C_sfmm_grantS = now_rocursiva_dofinition
falmo
cc_state
•C_s f mm_gr ant S '
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"C_sfsm_grantS (teState C_mfs_L_state C_mfs__srdy_on C_mf0m_D C_mfsm_grant
C mfsm_rst C_mfsm_busy C_Mfsm wrlta C_mfsm_crqt_
C_mfsm_hold_ C_mfsm_last_ C_mfsm_lock_ C_mfsm_ss
C roles_invalid C_sfsm__stato C_mfsm_D C_sfsm__grant
c_sfsm_rst C_sfsm_write C_sfsm addressed C_sfsm_hlda_
C_sfsm._ms C_efsm_stato C_efsm_cale C_efsm_last_
C ores_male_ C_efsm_rale_ C ofsm_srdy_ C_ofsw__rst
C_lock_in C_last_in_ C_sm C_clkA C_last out_
C_sldlo_dol C_mrqt_dol c_hold C_cout_0_Io_del
c_cin_2_lo C_mrdy_dsl_ C_iad_on s_del c_wrdy C_rrdy
C_parity C_source C_data_in C_eizowrbe C_-lad_out
C_ala0 C_a3a2 C_iad_in C_wr}
= C_sfsm grant"; ;




-c_efmm_rstS (CCStato C_mfsm_stato C_mfsm_irdy on C_mfsm_D C_mfsnt_grant
c_mfsm rat c_mfsm__usy c mfsm write C mfsm_cr__
C_mfsm_hold_ C_mfsm_last_ C_mfmn__lock_ c_mfmm_ms
c_mfmm_invalid C_sfsm_mtato C mfsm_D C_mfmm_grant
C_sfmm rst c_sfsm_wrlte C_sfsm_addressed C_sfem_hlda_
C_mfsm_ms C_efsm_state C_ofsm_cale_ C_efem_last_
C_efsm_male_ C_afsm_ralo_ C_efsm_mrdy_ C_ofsm_rst
c_Iock_In_ C last_in_ C es C_clkA C_last_out_
C_mldle_dol C_,,rqt_del C_hold_ C_cout_0_Io_d@l
C_cin_2_Io C_mrdy_del_ c_iad_en_s do1 C_wrdy C_rrdy
C_.parity C source C_data_in C_sizowrbe c_iad_out
C_ala0 C_a3a2 C_iad_in C wr)
= C_sfom_rmt"; ;
let C_mfmm_writeS = new_recursive_definitlon
false
cc_stato
'C_sf sm_writ eS '
-C_sfsm_writeS (CCState C tulsa_state C_mfsm_srdy_on C_mfsm_D C_mfsm_grant
C_mfsm_rst C__fea_busy c_mfsm_wrlte C__fsm_cr_c_
C_mfsm_hold_ C_mfem_last_ c_Rfsm_lock_ C_mfsw__ea
C roles_invalid C_0fsm_stmte C_sfsm_D C_sfsm_grant
C_sfsm_rmt c_sfm__writo C_sfsm_addrossed c_sfsm_hlda_
c_sfmm_Is C_afsm_state C_ofsm_cala_ C_efsm_lamt_
c_afsm_male_ C_afs__rale_ C efem_srdy_ c_sfsm_rst
C_lock_in_ C last_i__ c_se C clkA C_last out_
C_sidle_dol C__del c_hold_ C_cout_0_lo_del
C_cin_2_lo c_mrdy_del_ c iad_on_s_del C_wrd¥ C_rrdy
C_parity C_source C_data_in C_eizewrbe C_iad_out
C ale0 C a$a2 C_iad_in C_wr)
= C_sfmm_wrlte"j ;
let C_sfsm_addre0sedS = new recursive_definition
false
cc_otato
'C_s f sm_addres s ads '
"C_mfmm_addremssdS (CCState C_mf0__stato C_Hafs__erdy_en C_mafsm._D C_mfe@t_grant
c_mfmm_rst C_mfmm_bumy C_mfsm_write c_mfmeLcrqt_
C mfmlA_hold_ C_wfsm_lamt_ C mfsna_lock_ C_mfmm_sm
c_mfmm_Invalid C_mfmm_mtate C_mZmm_D C_sfmm_grant
c_sfmm_rst C_sfsm_writs C_sfsm_addrommed C_sfmm_hlda_
c_sfsm_ms C_efsm_state C_efsm_cale C_efsm_last_
C elms_male_ C_efsm tale C_efsm_srd¥_ C_ofsm_rst
C_lock_in_ C_last_iEt_ C_ss C_clkA C_last_out_
C_sidle_del C__del C_hold_ C_cout_0_le de1
C_cin_2_le C_mrdy_del_ C_iad_an_s_del C_wrd¥ C_rrdy
C_parity C_source C_data_in c_mizewrbe C_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
= C_sfsnt_addressed"; ;
let C_sfent_hlda_S z new_recurmivo_definit_on
false
cc_stat@
'C_s f sm_hlda_s '
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-c_sfsm hlda_S (CCStato C_mfsm_stata C mfsm_mrdy_en C mfsm_D C_mfsm_grant
C_mfsm_rst C_Jmfsm_bumy C mfsHt_write C_mfsEt_cr_c_
c_mfsm_hol4L c_mfsm_last C else_lock_ c_mfsm_ss
C else_invalid C_sfsm_stato C_mfsm_D C_sfsm_gramt
C_8fsm_rst C_sfsm_write C_sfsm_addLressed C_sfem hlda_
C_sfsm_m_ C_efsm__state C_efsm cole_ C_ofsm_lamt_
C_efsm_male_ C_ofsm role_ C_efmm srdy_ C_efsmL_rmt
c_lock_in_ C last_in_ C ms C_clkA C_last_out_
c_sidla dol C mrqt_dol C_hold C_coUt_0_Io_dol
C_cin_2_Io C mrdy_dal_ C_iad_an s del C_wrdy C_rrdy
C_parity C source c_data_in c_sizewrbe c-lad_out
C_ala0 C_a3a2 C_iad_in C_wr)
= C_sfsm__hlda_"; ;
let C_sfsm_msS = now_recursivo_definition
false
co_state
'C_m f sm_mmS '
"C_mfsm_mmS (CCState C_mfmm_mtate C_mfmm_srdy_en C_mfmm_D C_mfsm grant
c_mfsm_rst C else_busy C_mfsm_write C_mfsm_crq__
C_mfsm_hold_ C_mfs__last_ c_mfsm_lock_ c else_ms
C_mfgm_invalid C sleek_state C_sfsm_D C_sfmm grant
C_sfsm_rst C else_write C_sfsm_addremsed C_mfsm_hlda_
C_sfsm_ms C_efsm_state C else_cola_ C_ofsm_last_
C_ofsm_male_ C_ofsm_rale_ C_ofsm_srdy_ C_efsm_rst
c_lock_in_ C_last_in_ C_ms C_clkA C_last_out_
C_midla_dol C_mrqt_dol Chold_ C_cout 0_le_dol
c_cin_2_io C_mzdy_del_ C_iad_an_s_del C_wrdy C_rrdy
C__arity C source C_data_In c_mizowrbe C_iad_out
C_ala0 C_a3a2 C_iad_in C wr)
= C_sfsm___"; ;




"c_ofsm_mtateS (ccstate C_mfsm._stato C_mfsm__mrdy_on C_mfmm_D C_mfsm_grant
c_mfs__rst C_3mfmmt_busy C_wfsm_writa C mfmm_crqt_
C_mfsm_hold_ c_mfs__last_ C_mfsm_lock_ C else_ms
C mrs._invalid C_sfm__stato C_sfsm_D C_sfsm_grant
C_mfsm_rst C_sfsm_writo C_sfsm_adMlromsed C sfmm_.hlda_
C mfsm_jms C_sfsm_stato C_ofsm% cole_ C_ofs__lamt_
C_ofsm_malo C_afsm_rale_ C_efsm srdy_ C efsm_rmt
c_lock_in_ c_last_in_ C_ss c_clkA c_last_out_
c_sidlo_dal C_mr_c_dol c_hold_ C_cout 0_io_dol
c_cin 2_is C_mxdy_del_ C iad_on_s_del C_wrdy C_rrdy
C_parlty c_souzco C_datain C_sisowrbe c_iad_out
c_ala0 c_a3a2 C_iad_in C wr)
= C_ofsm state";;




"C_efsm cale_S (CCState C__"fmm__stato C_mfsm_grdy_on C_mfsm_D C_mfm__gr_t
c_mfmm_rst C elms_busy C else_write C_mfsm__crqt_
C_mfsm_hold_ C_mfsm_last_ C else_lock_ C mfsm_sm
C_mfmm_invalid C_mfsm_state c_sfsm_D C_sfmm grant
c_sfm__rst C_sfmm_write c_sfsm ad4Lressed C_sfmm_hlda_
C_sfmm__ C_efsl__state C_efmm_cale_ C_efs__last_
C_efsm_male C_efsm role_ C_efsm_srdy_ C_efsm_rst
C lock_in_ C_last_In C_ss C_olkA C last_out_
C_sidle_del C_mz__dal C_hold_ C_oout_0_le_del
c_oin_2_lo C mrd¥_dal_ C_iad_en_s_del C_wrdy C_rrdy
C_parity C_source C data_in C_sisewrbe c_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
. C_efsm cole_";;





"C_efsm_last_S (CCState C alms_state C_mfmm_srdy_en C_mfmm D C_mfmm__rant
C_mfmut_rmt c_mfsm_busy C_mfg__write c_mfm__cr_c_
c_mfsm_hold_ C_mfmm_last C_mfgut_lock_ C_mfs__sJ
c_mfmm_invalid C_sfmm_mtate C_mfmm_D C_mfsm grant
C_sfmm_rst C_sfsm_write C_gfsm_addressed C_8fsnt_hlda_
C sfsm_ms C_ofsm_mtate C_efsm_calo_ C_sfsm_lamt_
C_efsm male_ C_efgm_rale C_ofsm_srdy_ C_ofom_rmt
C_lock_in_ c_last in_ C_ms C clkA C_lest out_
C_sidls_dol C_mr_c_dol c_hold_ C cout_O_le_del
C_cin 2_Is C_mrd¥_del_ C_iad_en_._del C_wrdy C_rrdy
C_parity C_lource C_data_in c_Jizowrbo C_-iad_out
C_aleO C_a3a2 C_iad_in C_wr)
= C_efmm_last_"; ;




"C_aflm_male S (CCState C_mfsm_state C_mfs__srcly_en C_mfmm_D C tulsa_grant
c_mfsm_rst C_mflmJ:_lsy C_mfmm_write c_mfsm_cr__
c alms_hold_ C_mfg__last_ C tulsa.lock_ C_mfmm ms
C slam_invalid C_sfmm_mtate C_mfmm_D C_mfsm_grant
C_sfmm_rmt C_mfmm_write C_sfsm_a_b_remssd C_sfmm hlda_
C 8fsm._mm C_efmm_state C efm__cale C_sfmm_l&mt_
C_efmm_male_ C elms_tale_ C_efmm_mrdy_ C_efgm_rst
c_lock_in_ C lamt_ilt_ C_mm c_clkA C last_out_
c_midlo_dal c_mr_t dal C_hold_ C cout_O_la_dal
c_cin_2_le C_mr_y_del_ C_iad en_s_del C_wr_ C_rrdy
C_.parity C_mource C_data_in C_mizewrba c_iad_out
C_aleO C a3a2 C_iad_in C_wr)
= c_ofsm_male_"; ;
let C_afmm_rale_S = new racursIve_definition
false
cc_mtato
'C_s f 8m_rale_S '
"C_sfsm_rale_S (CCStata C_mfmm_stato C_mfJ__srdy_en C__fsut_D C_mfmm__ra_t
C_mfmm_rmt C_mfsm_bumy C_mfmm_write C_mfsm_cr_c_
C_mfm__hold_ C_mfmm_lest_ C mfmm._lock_ C_mfmm_88
C_mfmm__invelid C_mfmm_mtate C_mfm__D C_mfmm_grant
C_8fmm_rst C_mfsat_writs C_mfmm_a_Iresmed C_mfmm hlda_
C_sfmntmm C_ofsm state C_ofsm calm_ C_efmm_lamt_
C_ofm__malo_ C orgy_tale_ C ofgm_sr__ C_efmm_rst
c_lock_in_ C_lost_in_ C ms C clkA c_lest out
c_midle_dol C_mr_c_dal c_hold_ C_cout_O_io dol
c_cin 2_Is C_mx_y_dol_ C_iad_on_J_del C_wr&y C_rrdy
C_parity C_sourco C_data_in c_8izowrba C_iad_out
C_aleO C a3e2 C_iad_in C_wr)
s C_ofsm_rale_nl ;
lot c efsm_mrdy S - now recursivo_dofinition
felmo
cc_mtate
'C_o f mm_s rdy_S '
-C $fsm_mrdy_S (testate C_Ifm__stato C_mfsm_srdy_on c Ifs__D C_Mfm__gra_t
C_mfg__rst C_mf81_busy C_jmfs__write C_Rfs__crqt_
C_mfmm_hol__ C_mfmm_last_ C_mfsnt_lock_ C_mfmm_ss
c_mfm__invelid C_mfmm_mtete c_mfsm D C_8fmm_grant
C slam_rat C 8fs__write C_mfsm_addremsed C ofmat_hlda_
C_sfsm_jmm C_ofsm__state C_efs__calo_ C_efsm._lamt_
C_sfmm__male_ C_efmnt_rale_ C_sfma__srd¥_ C_efmm_rmt
C_lock_in_ C last_in_ C_ms C clkA c_lest_out
C_midle_del C_mr__del C_hold_ C tout 0 le_del
C_cin_2 le C_mr_y_del_ C_ia__an_m de1 C_wrc_y C_rrdy
C_parity C source C_data in C_mizowrbe C_lad_out
C_alaO C_a3a2 C_ied_in C_wr)
- C_efsm_srdy_'_ ;





"C_efsm_rstS (COStard C torero_state C_mfsm srdy_on C_mfsm_D C_mfom_grant
C_mfsm_rst C_mfom_buoy C_mfom write C mfsm_cr_c_
C_mfsm_hold_ c_mfsm_last_ C torero_lock_ C_mfsm_ss
C_mfsm_invelid C 8fern_state C_ofsm_D C_sfsm_grant
C slam_rat C_sfg1_writo C_ofom._ad_Lrossod C_sfsm_hlda_
C_sfsm_ms C_ofsn__stato C_efom_cale_ C_ofsm_last
C_ofgm._malo_ C_ofsm_rale C ofsm_srdy_ C_ofsm_rot
C lock_in_ C_last in_ C_os c_clkA C last_out
C_sidlo_del C_mrqt dal C hold_ C_cout_0_lo_dol
c_cin_2_io C_mrdy_dol_ C_iad_en_s_dol C_wrdy C_rrdy
C_parity C_source C_data in C_gizewrbo c__iad_out
C_ala0 C a3a2 C lad_In C wr)
= C_efsm rat";;




-C_lock in_S (CCStats C_mfs__stato C_mfom__ordy_on C_mfsut_D c_mforct_grant
C__fsm_rst C_mfsm_bugy C mfgw__write C_mfgm_crqt_
C_mfsm_hold_ C_mfsm_lest c__fgm_lock_ C_mfsm ss
C_mfsm_invalid C slam_state C_8fsm_D C_sfsm_grant
C_8fsm_rst c_s£sm_write C_sfsm_ad4rossod C sfom_hlda
C 8fsm_uu| C_ofsm_stato C_ofs__calo C_ofsm_last_
C_ofsm_male_ C ofgmt_ralo_ C afgm_srdy_ c_efsm_rst
C_lock_in_ C_last in_ C_so C clkA C_last_out_
C_sidlo del C_mrqt dol c_hold_ C cout_0_le_dol
C_cin_2_Io C mrdy_del_ C ia__on_s_dal C_wrdy C_rrdy
C parity C_sourco C_data_in C_sizowrbo C_iad_out
C_ala0 C a3a2 C lad_in C_wr}
= C_lock_in_"; ;




"C_lagt_in_S (CCState C_Mfs__stato C_mfmm_srdy_on C mfozt_D C__fmr__grant
C afore rst C_mfmm_busy C_mfsm write C_mfsm_crqt_
C torero_hold_ C_znfsnt_laot_ C_mfmm_lock_ C__fmm_88
c_mfsm_invalid C_sfsm_stato C mfs__D C_sfs__grant
C_8fsJk_rst C elgin_write C_sfsmL.a_Lressed C_sfom hlda_
C sfsm ms C_ofsm grate C_ofsm_cale C_ofom_last_
C_ofom male C_ofsm_rale_ C_efom_srdy_ C ofgm_rst
c_lock_in_ C lagt_In_ c_ss c_clkA C_last_out
C_sidle_dol C_mrqt_del C_hold_ C_cout_0_io_dol
C cin_2_io C_wzdy_del_ C_iad_on_8 dol C wrdy C rrdy
C__Darity C source C data_in c_sizowrbo c_iad out
C_ala0 C_a3a2 c_iad_in C wr)
= C_last_in_"; ;




"C_soS (CCState C_mfsm orate C_mfom_srdy_on C_mfsm_D C_mfs_t_grant
C_mfgm_rot C_Bfgm_J_usy C_mfJm_writo C_mlsm_.crqt_
C mfs__hold_ c_mfsm_last_ C__fsm lock_ C_mfsm_ss
c_mfs__invalid C_sfom_state C 8fsm D C_sfsm_grant
C_sfsl_rst C_sfsm_writo C sfsm_addressed C_|fsm_hlda_
C_sfsm_m_ c_efo__state C efom celo_ c_ofsm_lest_
c afore_male_ C_ofsm_rale_ C_efsm_srdy_ C_ofsm_rst
C_lock_in_ C_last in_ C_ss C_clkA C_last_out_
C_sidle_dsl C_mrqt del C hold_ C_cout_0_le del
c_cin 2_io C_mrdy_del C_iad_on_o_del C_wrdy C_rrdy
C_parlty C_sourco C data_in C_sizewrbo C_iad_out
C_ola0 C_a3a2 C_iad_in C wr)
= C_os"; ;
let C_clkAS = new__rscursive_definition
false
cc_stats
' C clkAS '
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"C_clkAS (CCStats C relent_state C_mfsm_erdy an C_mfmm_D C_mfsm_grant
C_mfgm_rst C mfem_J0uey C_mfsm_writa C_mfg__cr_c_
C mfsm hold_ c_Bfsm_last_ C_mfem_lock_ C_JRfsm_ss
C mfs__iBvalid C_sfsm state C mfsm_D c_sfsm_grant
C_mfm__rmt C slant_write C_8fm__acklreesed C sfmm_hlda
C_mfmm_ms C_efmm_state C_efmm_cale_ C_efmm_lamt_
C_efmm_male_ C_afmm_rala C efmm tardy_ C afsm_rmt
C_lock_in_ C_lamt in_ C_ss C_clkA C_laJt_out_
C_midle_dal C_mr__del C_hold_ C cout_0 le del
C_cln_2_le C_mrdy_del_ C_lad_en_s_del C_wrdy C_rrdy
C__Darity C_source C data in C_mizewrba cZiad_out
c ale0 C_a3a2 C_lad_in c_wr)
= C_clkA";;






c_mfem_stato C__sm_sr_y_en C_mfsm_D C_mfsm_grant
C_mfmm_ret C_mfem_busy C__sm_write C_mfs__crq__
C_Jmfe__hold_ C__fs__last_ C mfs__lock_ C mfs__ss
C_mfez__invalid C_sfsm_state C efsm_D C_afe_.grant
C_sfem_ret C_efl__wrlte c_sfsm_addrassad C sfsm_hlda_
C_sfem._ms C_afsz__state C_ofsnt_cala_ C_efem_laet_
C_ofem_mala_ C_efsm_ralo_ C ofsm_srdy_ C_ofsmrst
C lock_in C_last_in_ C es C clkA C_laet_out_
C_slale_dal C_mrqtdol C_hold_ C_cout01e_aol
C_ci__2_Io C_mr_y_dol_ C_iad_on_J_dal C_wr_y C_rrdy
C_parlty C source C_data_in C_sisowrbo C_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)




"C_sidle_delS (CCState C_mfem_state C mfsm_erdy_en C_mfs__D C_mfem_grant
c_mfem_rst C_mfsm_bus¥ C_mfsm_write C mfem_¢r__
c_mfem_hol__ C_mfsm_laet_ C_mfs__loak_ C_mfsm_ss
C_mfem_invalid C_sfsm_state C_sfsm_D C_sfs__grant
C_sfsl_ret CafeS_write C_sfsm_a_Ireseed C_sfs__hlda_
C_sfamme C_afsm_state C_afem_cale C_efsm_last_
C afem_male_ C efsmrale_ C_afg__erdy_ c_efsm_rst
C_lock_in_ C_lagt_in_ C es C_¢IkA C_laetout_
C_sidle_ael c__ael c_ho18 C_cout_01edel
C_cin_2_le C_mrdy_del C_iad_an_sdal c_wrdy C_rrdy
C_parlty C_8o_rca C_data_in C_sizawrbe C_lad_out
C_ala0 C_a3a2 C_iadin C_wr)
= C_81dle_dal";;




"C_mrqt_delS (testate C_mfsm__state c_BfszL_srdy_an C_mfs__D C_mfem_grant
C__fsm_rst C mfam_Mus¥ C_mfsn_wrtto C_mfest_crqt_
C__fsm_hol__ C__fsm_laet C mfsm_lock_ C mfe__ss
C_mfeminvalld C_efem_state C_efsm_D C eZsm_grant
C_sfsm_rst C_sfsm_wrlte C_8fem_addroesod C_sfem_hlda_
c_sfsm_ms C_of_m_etato C efsm_cale C_ofsm_laet
C_efsm__ale C_ofsm_rala_ C afem_srd¥_ C_efem_rst
C_1ook_in_ C last_in_ C_as C_clkA C_last_out_
C_sldle_del C__del c_hold_ C_cout_0_le_dsl
C_cln_2_le C_mz_y_del C iad_en_s_del C wr_y C_rrd¥
C_parity C_mource C data_in C_eisawrba Clad_out
C_ala0 C_a3a2 C_ia__in c_wr)
- C_mrqt del";7





"C_holdS (CCState C_mfmm_stats C_mfsm._srdy_en C_mfsnt_D c_mfmm__grant
C mfsm_rst C_mfmm_busy c_mfsm_writa C_mfsm_cr_c_
c_mfsm_hold_ C_mfsm_lamt_ c_mfmm_lock_ C taros_ms
C_mflm invalid C_mfl__state C_sfmm_D C_mfsm grant
C_sfsm_rst C_sfsnt_write C_sfsm_acktrommad C_sfsm_hlda_
C_mfsm ms C_afsm state C_efmm_cale_ C_efmm last_
C_ofmm male_ C_efsm_rala_ C afore_tardy_ C_efsm rot
c_lock_in_ C_lamt in_ c_mm c_clkA C last out_
C_sldlo_dol C_mr_c_dal c_hold_ C_cout_0_le dol
C Gin .2_1o C_mrdy_del_ c_iad_on_e_dol C_wrdy C_rrdy
C_parity c_mourco C data_in C_sizowrba C-lad_out
C_alaO C_a3a2 C_iad in C_wr)
= C_hold_"; ;
lot C_cout_0_Io_dolS = now_rocursive_dofinition
false
cc state
'C_cout 0 in daiS'
"C_cout_0_le_delS (CCStato C_mfsm__mtat@ c_mfse__srdy_on c_mfmm_D C_mfsm_grant
C mfsm_rst c_mfsm_busy C_mfsm_writa c mfsm crqt_
C mfsm hold_ C_n_sm last_ C mfm__lock_ C mfmm_ss
c_mfmm invalld C_mfsm_mtate C mfsm_D C_sfm__grant
C_sfsm rot C_mfm__write C mfm__addromsed C_sfmm hlda_
C_mfsm mm C_ofmm_stato C_ofmm_cale_ C_efsm_lamt_
C_ofmm male C_ofsm role C_o fsm_srdy_ C_ef sea_rot
C_lock_in_ C_lamt in_ C_ms c_clkA C last_out_
C_sldlo_dal C_mr_c_dol C_hold_ C_cout_0_io_dol
c_cln_2 io C mrd¥_dol_ C_iad_on s_dol C_wrdy C_rrdy
C_parlty C_sourco C_data_in C_mizowrbo C_iad out
C_ala0 C_a3a2 C_iad in C_wr)
= C_cout_O_Io_del#; ;




"c_cin_2_IoS (CCStato c_mfmnLstato c_mfsm_mrdy_an c_mfsnt_D C_mfmm_grant
c_mfmm rot c_mfmn__bumy c_mfmm_wrlto C_mfsm_cr_c_
C_mfmm_hold_ C_mfsnt_lamt_ C_mfmm_look c_Pfmm_ms
c_Bfm__invalid C_sfsm_stata C_sfmm_D C_mfsm_grant
C_sfm__rst C_sfsm_wrlta C_sfsm_oddrommad C_sfsm hlda_
C_mfsm n_ C_ofmm_mtatm C afmm cala_ C_efm__lamt_
C_efmm_male_ C of 0re_role_ C_efmnLsrdy_ C_efmm_rst
c_lock_in C_lamt_in_ C_s0 c_clkA C_lamt_out_
C sidle dol C mr_t dol C hold_ C_cout_0_Io_del
C_cln_2_la C_mrd¥_dal_ C_lad on_s_dol C_wrdy C_rrdy
c_parity c_mourco C_data in c_mizewrbe C iad_out
C_ala0 C_a3a2 C_lad ix_ C_wE)
= c_cin_2_le"; ;




"C_mrdy_dsl_S (CCStato C_mfmm state C_mfsm_srdy_on C_mfsm_D c_mfsm grant
C Bfsm_rst C mfsm._busy c roles_writs c_mfsm_cr__
C_mfsm_hold_ C_mfsm_last_ c_mfsnLlock_ C_mfmm_es
C_mfsm_invalid C_mfo__ototo C_mfmm_D C_mfs__grant
C_sfm__rst C_sfsm_write C_mfmm_oddrossed C_sfsnt_hlda_
C_sfmm_mJ C_ofmm._stato C_ofsm_colo C_sfmm_last
carom_male_ C_ofsmrolo_ C_efsm_mrdy_ C_ofmm_rmt
C lock_in_ C last_In_ C_ss C clkA C_last out
C_mldlo_dol C_mr__dol C_hold C_cout_0_le_dsl
C_cin_2_lo C_mr__dol C lad_en_sdol C wrdy C_rrdy
C_.parity C_source c data_in C sizowrbo C_iad_out
C_ala0 C_o3a2 C_iad_in C_wr)
= C_mrdy_del_"s;





Mc_iad_on_s_dolS (COSSets C_mfmm_mtato c_mfsm_mr_y_sn C_mfmm_D C_mfsm._rant
C_mfmm_rst C_mfsM_n_sy C_mfgm_writs C mfs__crqt_
c_mfsm_hold__ C_mfsJ__lamt_ C__fs__lock_ C_m"fsm_ss
c_mfmm_Invalid C_sfmm_gtata C_sfsm D C_mfsm_grant
C_sfmm_rst C sfsm_write C_sfsm_sddrsmJsd C sfsm_hlda_
c_mfmm._ms C_ofmm_ltato C_ofgm_cals_ C_oflm_Islt_
C_ofmm_male_ C_efsm._ralo_ C_sfmm_srdy_ C_efsm_rmt
c_lockin_ C_lamt_in_ C_sm C clkA C_last_out_
c_sidls_dol C_mrqt_dol c_hol__ C_cout_0_io dsl
c_cln 2_io C_mrdy_dol_ C_isd_on_8_dol c wrdy C_rrdy
C_parity C mourco c_data_in C_sizowrbo c__iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
: C_iad_on s_del";;




"C_wrdyS (CCStste C_mfsm_ststs C mfmm_srdy_en C_mfs__D c_mfsm grant
C_mfgm rmt C_mfsntb_sy C_mfsm_write c__mfsm_crqt
C_mfmm_hold_ C_mfmm_lamt_ C refrain_lock_ C_mfsm_ms
C_mfsm_Invalid C_8fmm_mtats C_mfmm_D C_mfmm__rant
C_8fmm._rst C_sfsm_Irtlts c_sfsm_sdctrssssd C_8fsm_hlda_
C_sfsm._ms C slam_stats C_efs__cals_ c_sfsm_last_
C_sfmm_jale_ C_efs__rals_ C_efsm_mrdy_ C_efJm_rst
c_Iock_In_ c last_in_ C 88 C_clkA C_last out_
C_sidle_dsl C_mrqt_del C hold_ C_cout_0_le_del
C_cin_2 is C_mrdy_dsl_ C_isd_sn_s_dsl C_wrdy C_rrdy
C_parity c_so_Irce C_data_in C_sizewrbe C_ied_out
C_ala0 C_a3a2 C lad_in C_wr)
= C_wrdy" ; ;




"C_rrdyS (CCStste C_mfsHt_stste C_mfm__sr_y_sn C_mfmm_D C mfm__grant
C_mfsm_rst c_mfsm_bus¥ C_Jmfmm_write C_mfs__crqt_
C_Rfsl hold_ C_mfmm_last_ C__fs__lock_ C__fsz_.s8
C_mfmm_invalid C_mfsm_mtsto C_8fmm_D C_mfmnt.grant
C_sfmm_rst C_mfml_wrlts C_mfmm_addresmsd C_sfsm_hlda_
C 8fern_ms C_sfmm_mtste C_efsm_cale_ C_sfs__Isst_
C_sfsm_mals_ C_efsm_rale_ C_sfmm_sr__ C afsm rat
C_lock_in_ C_last_in_ C 8s C clkA C_lamt_out_
c_sidle_dsl C __dsl c_hold_ C_cout_0_la_del
c_cln_2_le C_mzd¥_del_ C_iad sn_s_del C wr_y C_rrdy
C_parity C_source c_data_in C_sizswrba C lad out
C ale0 C_a3a2 C_iad_in C_wr}
: C_rrdy"; ;




"C__arityS (CCStsta C_mfg__st&ts c__fs__srdy_sn C_3afm__D c_mfsm_grant
C_mfsm_rst c_:fmnjbus¥ C_mfsm_wrlts c_mfm__crqt_
C__fs__hol__ C__fs__isst_ C_mfs__lock_ C_mfsDt.ms
C_mfsm_invslid C_sfmm_mtate C_8fsm._D C_sfmm__rsnt
C_Jfsm_rst C_8fsm_wrlte C_sfsm_a_Lrsmmsd C mfsm_hlds_
C_sfsm_ms C_sfem_mtate C_ofmm_cale_ C_efmm_lamt_
C_sfmm_mals C of sin_tale_ C_sfmm_sr__ C_efsm rat
C_lock_i__ C_last_i__ C_mm C_clkA C last out
C_sldle_dsl C_a_TqE_dal C_hold C cout 0 is dsl
C_cln_2_Is C_mrdy_dsl_ C_isd_sn_8_dsl C_wrdy C_rrdy
Cparity C_8ource C_data_in C_8izswrbe C isd out
C_sla0 C_a3s2 C_lad_In C wr)
= C_.parity" ; ;





-c_sourcoS (ccstato C_mfsm_mtato C_mfsm_mrdy_on c_mfsm_D C_mfmm_grant
C_tafs__rmt C mfmm__usy C else_write C mfem_crqt_
C_mfs__hold_ c__fs__last_ c__fs__lock_ C Bfsnt_ss
C else_invalid C_sfsm_stato C sfsm_D C_sfsm grant
C_sfsm_rst C else_write C sfsm_ad_LTessed C_sfsnt_hlda_
C_sfsm_ms C_ofmm_stato C_ofmm_calo_ C_efsm_lamt_
C_efsm_malo_ C_efsm_rale_ C efsm_srdy_ C_efsm_rst
c_lock_in_ c_last_in C ss C clkA C_last_out
C sidle_dol C mr_c_del c_hold C tout_0 Is_de1
c_cin_2 le C_mrd¥_del_ C_iad on s_del C_wrdy C_rrdy
C_parity C_source C_data_in c_eizewrbo c-lad_out
C ale0 C_a3a2 C_iad_in C_wr)
= C_source"; ;
lot c_data inS = new_rocursivo definition
false
cc_state
'C_dat a inS '
"C data_inS (CCStato C_mfst__stata C_mfe__srdy_en C Ifsm_D c_mfsm__grant
c_mfsm_rst c_mfem busy c_mfsm_writa C Dfsm_crqt_
c_mfsm_hold_ c_mfsm_last_ C_mfsm lock_ c_mfsm ss
C_mfsm_invalid C_sfsRt_stata C_efsm_D C_sfsm_grant
c_sfsm_rst C_sfem_writo C_sfsm_a_Lressod C_sfsm hlda_
C_sfsm_ms C_ofsm_state C_afs__cale_ C_efsm_last_
C_e f era_male C_of era_tale C ofsm_srdy_ C ofsm rst
C lock in_ c_last in_ C_ss C clkA C_last_out_
C sidlo_dol C_ntrqt_del C hold_ C_cout_0 Io_dol
C cin 2_is C_mrdy_ael_ c_iad an_s_del C_wrdy C_rrdy
c_parity C_source C data in c_eizowrbe C iad_out
C_ala0 C_a3a2 C_iad_In C_wr)
= C data_in";;




"C sizowrbeS (CCStato C_mfsm_state C_mfem_srdy_an C mfsm_D C_mfsm_grant
C_mfsm_rst C mfsm _usy C_mfsm_writa c_mfsm_crqt_
C_mfs_hold_ C mfsm last_ C Rfsm_lock_ c_mfsm_ss
C_mfsm_invalid C_sfs__state c_efs__D C sfsm_grant
c_sfsm_rst c_sfsmwrite C_efsm_ed_ressed C_sfsm_hlda_
C_sfsm_ms C_ofsm_state C_efsm_cale_ C_efsmlast_
C ofsm male_ C_ofsm_rale_ C_ofs__srdy_ C_ofsm rst
c_lock in_ C last_in_ C ss c_clkA c_last_out_
c_sialo_aol c_mrq_ dol c hold c cout_0_io_dol
c_cin 2_Is c_mrdy_dol_ C_iad_en_s_dal c_wrdy C rrdy
C__arity C_sourco C_data_in c sisowrbo clad_out
C_ala0 C_a3a2 clad_in C_wr)
i c_sizewrbe";;




"C_iad_outS (CCState C_mfsm__state C_mfsm_srdyen C_mfsl__D c_mfs__grant
c_mfsm rst C else_busy c_mfem_write C mfsm__crq__
C else_hold_ C else_last_ C_mfsm_lock_ C mfem_ss
C_mfsm_invalid C_sfs__mt&ta C mfmm_D C sfsm__rant
C mfmm_rmt C_mfmm__ita C_mfmm_ad_remmed C_mfmmhlda_
C_sfmm_ms C_ofsm_mtete C_efmm__cale_ C_ofmm_lamt_
C ofsm_malo C efsm_rale C_ofem_srdy_ C ofsm_rst
C lock_in_ c last_i__ C_ss c_clkA c_last_out_
c_sidlo_aol C_mr__dol C_hold_ C_cout_01e_del
C cin_2_la C mrdy_dol_ c_iad_en_s_dol C_wrdy C rrdy
c_.parity C_source C_data_in c_sisowrbo c_iad_out
C_ala0 C_e3a2 c_iad_in C_wr)
m C_iad_out";;





"C_als0S (CCState C_mfsm_state C_:fm__srdy_an c_:fsm_D C_mfsm_grant
C_mfmm_rst c_mfsm_busy C_afsm_write c_mfsm_crqt_
C_mfmm hold_ C_mfmm_last_ c_mfmm_lock_ c alas_ms
C_mfm__invaXid C_sfm=__stata C_mfsm_D C mfsm__rant
C_mfm__rmt C_8fmR_write C_mfsm_addrassod C sfmm_hlda_
C_sfm__ms C_efm__state C_ofsm_cala_ C_ofsm_lamt_
C_sZmm_amle_ C sfmm rale_ C_efmm_srdy_ C elms_rat
C_Iock_in_ C_last_Izt_ C_s0 c_clkA C_lest_out_
c_midls del C_mr__del C_hold_ C_cout 0_le_del
c_cin_2_le C tardy_clef_ C lad sn_s_del C_wrdy C rrdy
C_parity C_source C_data_in C_sizawrbe C_-lad out
C_ala0 C_&3A2 C_iad in C_wr)
= C_ala0"; ;




"C_a3a2S (CCStato C mfs__mtato c_mfmm_srdy_en C_mfsw__D C_mfm__graDt
c_mfsm_rst C alas_busy C_mfml_writa c_mfm__cr__
c_mfsm_hold C_mfs__iAst_ C torture_lock_ C_mfsm_ms
C_mfsm_imvalld C_mfsm_mtate C_sfmm_D C_mfmm_grant
C_sfsm_rmt c_sfmm_writs c_sfs__addromssd C_mfmm_hlda_
C_sfsm_ms C_ofsm_stato C ofsm_calo_ C_ofs__lamt_
C_efsm male_ C_ofsm_r&io_ C_afm__mrdy_ C_ofsm_rst
C_lock_in_ C last_in_ c_sm C clkA C_last_out
C_sldla_del C_mr__dal c_hold_ C_cout_0_Io_dol
C_cln_2_Is C_m1_y_del_ C_iad_e__m_dol C_wr_y C_rrdy
C_parity C_sourco C_date_in C_slsowrbo C_iad_out
C_ala0 C_a3a2 C_iad_in C_wr)
: C_a3a2#; ;




-C_iad_inS (CCState C_mfsm_state C_mfsm_sr__en C mfs__D C_mfsm_grant
c__fsm_rmt c_Mfmm_b_my c_mfsz__write C__fsat_cr_c_
C_mfs__hold_ C_mfsm_lamt_ C_mfsm_lock_ C_mfsnt_ms
C_mfs__InvAlid C_8fsm_mtAta C_mfmm_D C_mfmm_grant
C_mfmm rat C_mfsm_wrlte C_mfsm_addrossod C_sfsm_hlda_
C_mfm__ms C_ofmw._stato C_ofmm_cala_ C_efs__lamt_
C_efmm_male_ C elms_tale_ C_efmm_mrdy_ C_efmm_rst
c_lock_In_ C_last in_ C_mm C_clkA C_lamt out_
C sldls_del C__x_c_del C hold_ C_cout_0_le_dal
C_cln_2_le C_mr_y_del_ C iad_en_s_del C_wrdy C_rrdy
C parity C_source C_data_in C_mizewrbs C_iad_out
C_ala0 C_A3a2 C_lad in C wr)
= C lad in";;




"C wrS (CCState C_mfsm_state C_mfs__mrdy an C_mfs__D c_mfsm_graDt
C_mfsm_rmt C_mfmw_J:umy c slam_write c_mfsm_crqt_
C_mfmm_hol__ C mfsm lama_ c_mfsm_lock_ C_mfmm_ss
C_mfsm invalid C_mfmm_mtate C_sfsm_D C_mfsm_grant
c_sfsm_rst C_mfsm_write C_sfs__&ddrossod C_sfmm_hlda_
C_sfsm_ms C_efmm_mtAte C_efmm_cale C_sfmm_lamt
C_sfsm_male C efm__rale_ C alms_tardy_ c elms_rat
C_lock_in_ C_IAmt_In_ C ms C_¢ikA C_lamt_out_
C_sldle_dal C_mr__del c_hold_ C_cout 0_la_dal
C_cln_2_le C_mrd__del_ C_iad_en_m del C_wrd¥ C_rrdy
C_parity C_source C_data_in C_sizewrba c_iad_out
c_ala0 C_a3a2 C_iad_in C_wr)
= C_w_" I j
let State_CASES =
l>rove_cassm_thm (prove_iD_uctlon_thm cc_mtate) ; !
let CCState_Selectors_Work = prove_thm
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( 'COSt at e_Selectors_Work ',
"! s:cc_state .
s : (CCState (C_mfsm_stateS s) (c_mfsm_srdy enS s) (C_mfsm_DS s)
(C_mfsm grants s) (C_mfsJ__rstS s) (c_mfsm_busys s)
(C_mfsm_writeS s) (c_mfsm_crqt_S s) (C mfsm_hold_S s)
(C_mfsm_last_S s) (C_mfsm_lock S s) (C_mfsm_ssS s)
(c mfsm_invalidS s) (C_sfsm states s) (C_sfsm_DS s)
(C_sfsm_grantS s) (C_sfsm_rstS s) (C_sfsm_wrlteS s)
(C_sfsn_ addrassadS s) (C_sfsm_hlda_S s) (C_sfmm_msS s)
(C_efsm states s) {C_efsm_cale S s) (C efem_last_S s)
(C_efsm_mala_S s) {C_afsm_rale_S s) (C_efsm_srdy_S-s)
(C_efsm rstS s) (C_lock_in_S s} (C_last_in_S s) (C_ssS s)
(C_clkAS s) (C_last_out_S s) (C_sidle_dalS s) (C_mrqC_dalS s)
(C_hold_S s) (C_cout_0_le_dslS s) (C_cin_2_leS s)
(C_mrdy_del_S s) (c_iad_an_s_delS s) (C wrd¥S s) (C_rrdyS :)
(C_parityS s) (C_sourceS s) (C_data_inS s) (C_sizawrbeS s)
(C_iad outs s) {C_ala0S s) (C_a3a2S s) (c_iad_inS s)
(C_wrS s))",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "s:cc_state" State_CASES)
THEN REWRITE_TAC [C_mfem_stateS; C_mfsnt_srdy_anS; C_mfsm_DS; C_mfsm_grantS;
C_mfsm_rstS; c_mfsm_busyS; C_mfsut_writeS; C_mfsm crqt_S;
C_mfsm hold_S; c_mfsm__last_S; c_mfsm_lock_s; C mfsm_ssS;
C mfsm invalidS; C sfsm stateS; C_sfsm_DS; C_sfsm__rantS;
C_sfsm_rstS; c_sfsm_writeS; C_sfs_t_addrossedS;
C sfsm_hlda_S; C_sfsm_mmS; C_efsm_stateS; C_efsm calm_S;
C efsm last_S; C_efsm male_S; C_efsm_rala_S;
c efsm__srdy_S; C_efsut_rstS; C_lock_in_S; c_last_in_S;
C_ssS; C_clkAS; C last_out S; C sidle_daiS; C mrqt_delS;
C_hold_S; C_cout_0 la daiS; c_cin_2_leS; C_mrdy del_S;
C_iad_en_s_delS; C wrdyS; C_rrdyS; c_psrityS; C_sourceS;








'cc_env - teeny wor_n#wordn wordn_wor_Ln hoof#boo1 bool#bool
bool#bool bool#bool bool#bool bool#bool bool#bool
bool#h_ol k_ol#_ol wordn#wordn wordn#worcln
wordn#wordn wordn#wordn bool#bool bool#bool
wordn#wordn wor_Ln#worcln bool#bool bool#bool
wordn#wordn bool#bool ' ; ;




"Iad inE (CCEnv I_ad_in I_be_in_ I_mrdy_in_ I_ralm_in_ I_male_In_
I_last_in_ I_mrdy_in_ I_lock_ I_cale_ I_hlda_ I_cr__
CB_rqt_in_ CB_ad_in CB_ms_in CB_ms_In Rst ClkD Id ChannelID
Pmm_failure Piu_invalid Ccr Reset_error}
= I ad_in";;




"I_be_in_E (CCEnv I_ad_in Ibe_in_ I_mrdy_in_ I_rala_in_ I_male_in_
I_last_in_ I_mrd_y_in_ I_lock_ I_cala_ I_hlda_ I_cr__
CB_rqt_in_ CB_ad_in CB_mJin CB_mmln Rmt cIkD Id ChannelID
Pmm_failura Piu_invalld Ccr Reset_error)
. I_be_in_";;





-I_mrdy_in_E (CCEnv I_ad_in I_be_in_ I_mrdy_in_ I_ralo_in_ I_malo_in_
I_last_In I_srdy_in_ I_lock I_calm_ I hlcla_ I_crqt
CB_r_c_In_ CB_ad_in CB_mm_in CB_ss_in Rst cIkD Id channolID
Pnnu_failuro Piu_invalld Car Reset_error)
= I_mrdy_in_" ; ;




"I_ralm_in_E (CCEnv I_ad_in I_be_In_ I_Lrdy in_ I tale_in_ I rearm in_
I_lamt_in_ I_srdy_in_ I_lock_ I_calo I_hlda_ I_cr__
CB_rqt_in CB_ad_in CB ms_in CB_ss_in Rat ClkD Id ChannalID
Pnnu_failure Piu_invalld Ccr Reset_error)
= I_ralo_In_"; ;




"I_male_in E (CCEnv I_ad_In I_bo_in_ I_mr_y_in_ I tale_in_ I_malm_in
I last_in_ I srdy_in_ I_lock I calm_ I_hlda_ i_crqt
CB_rqt_in_ CB ad_in CB_mm_in CB_ss_in Rat ClkD Id ChannelID
Pnnn_failurm Piu_invalld Ccr Reset_error)
. i_male_in_" ; ;




"I_last_in E (CCEnv I_ad in I_J_o in_ I_mr__in_ I_relo_in_ I_mala_in_
I_lagt In I_srdy in_ I lock_ I_calo_ I_hlda_ I_cr__
CB_rclt in_ CB_ad_in CB_mm_in CB_s8 in Rat clkD Id ChannelID
Pmm failure Piu_invalid Ccr Reset_error)
. I_last_In_m; ;




"I_srdy_in_E (CcXnv I_ed_In I_be_in_ I mrdy_in_ I relo_in_ I_malo_in_
I_last_in_ I srd¥_i__ I_lock I_calm_ I_hlcla_ I crc/C_
CB_r__in_ CB_ed_In CB_ms_in CB_88_in Rst ClkD Id ChannelID
Pnzn_feiluro Piu_Invalid Ccr Reset_error)
m I_srdy_In "; ;




"I_lock_E (CCEnv I_ed_in I_be_in_ I_mrdy In_ I_ralo_in_ I_malo_in_
I last_in_ I_sr__in I lock_ I_celo_ I_hlda_ i_crqt_
CB_rqt_in_ CB_ad_in CB ms_in CB sg_in Rat ClkD Id channelID
P_m_feilure Piu_invalld Ccr Reset_error)
= I_Iock_"; ;




"I_cale_E (CCEnv I ad_in I_beln_ I_mrdy in_ I_rale_in_ I_male_in_
I_last_in_ I_src_y_in_ I_lock_ I_calm_ I hlda_ I_cr_c_
CB_rqC_in_ CB_ed_in CB_mm_in CB_ss in Rst ClkD Id ChannelID
Pnzn_failure Piu_invalid Ccr Reset_error)
m I_calm_"; ;




"I_hlda_ w (CCWnv I_ad_in I_be_in_ I_mr__in I_ralo in_ I_malo in_
I last_in_ I_8rdy_in_ I_lock_ I_calo_ I_hlda_ I_crqt_
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CB_rqt_in CB_ad_in CB_mm_in CB ms in Rst clkD Id ChannolID
Pnmk_failuro Piu invalid Ccr RaRer_error)
= I_hlda_"; ;




"I_srqt E (CCEnv I ad in I_bein_ I_mrdy_In_ I_rals_im I_malo_in_
I_last_in I rarely_in_ I_Iock I tale_ I_hlda_ I_crqt_
CB_rqt_in CB_ad_in CB ms_in CB sm_in Rst ClkD-'_d channslID
Pmm_failuro Piu_Invalid Ccr Reset_error)
z I_crqt ";;




"CB_rqt_in_E (CCEnv I_ad in I_be_in__ I_mrdy_i__ I_rala in_ I_mala_in
I_last_in_ I_mrdy_in_ I_losk I_selo_ I_hlda_ I_srqt_
CB_rqt_in_ CB_ad in CB_mm in OR_ms_in Rst clkD Id ChannalID
Pnmn_failure Piu_invalid Ccr Reset_error)
= CB_rc/t in_";;




"CB_ad_inE (CCEnv I_ad_in I_be_in_ I mrdy_in_ I rale_in_ I male_in_
I last_in_ I mrdy_in_ I_Iock_ I_sale_ I hlda I_crqt_
CB_rqt_in_ CB_ad in CB_mm_in CB ms in Rat clkD Id ChannelID
Pmm failure Piu invalid Ccr Reset_error)
= CB_ad_in'; ;




-CB_ms inE (CCEnv I_ad in I_be_in__ I_mrdy_in_ I_rale_in_ I_male_in
I_last_in_ I_mrdy in__ I_losk_ I_cale_ I hlda_ I_crqt
CB rqt in_ CB_ad in CB_mm in OR_ms_in Rst cIkD Id chamnolID
Pl__failure Piu invalid Ccr Romot_error)
-- CB ms in";;




"CB ms_SeE (CCEnv I_ad_in I be_in_ I_mrdy_In__ I_rale_in_ I_malo_in_
I_last_in_ I mrdy_in_ I lock_ I_cale I_hlcla_ I_crqt
CB_rqt_in_ CB ad_in CB el_in OR_ms_in Rmt clkD Id channelID
Pmm_failure Piu_invalld Ccr Reset_error}
m CB ms_in";;




"RstE (CCEnv I_ad_in I_be_in__ I_mr_y_in__ I_rale_in_ I male_i__
I_last_in_ I_mrdy_in I_losk I_calo I_hlda_ I_srqt_
CB_rqt_in_ CB_ad_in OR_ms_in CB_mm in Rmt ClkD Id ChannelID
Pnmt_failure Piu_invalid Csr Re0et_orror)
Rat"/;




"ClkDE (CCEnv I_ad_in I_bo_in_ I_mzcly_in_ I_rala_in_ I_male_in_
I last in I_mrdy_in_ I_iock I sale_ I_hlda_ I_crqt_
CB_r__in_ CB_ad_In CB_ms_in CB_mm_in Rat clkD Id ChannalID
Pmm.__failure Piu_invalid Ccr Reset_error)
137
= ClkD"; ;




"IdE (teEny Iad in Ibm in I mr_y_in_ I_rala_in_ I_male_in
I_last_in_ I_srdy_in_ I_lock_ I_cale_ I_hlda_ I_crqt
CB_rgt_in_ CB_ad_in OR_ms_in OR_ms_in Rat ClkD Id ChannelID
PaR_failure Piu_invalld Ccr Reset_error)
= Id"; _ -
let ChannelIDE = new_rmcursive_definition
false
cc_env
'Challna 1 IDE '
"ChannalIDE (CCEnv I_ad_in Ibm_in_ I_uu=dy 4n I rale in I male in
I_lamt in I_srdy_in_ I_lock_ I_calm_ I_hlda_ I_crct_
CB_r_t_in CB_ad_in CB ms_in oR_ms_in Rat clkD Id ChannalID
l_mm_fa41ure Piu_invalld Ccr Reset_error)
= ChannolID"; ;
let l_n_failuroE = now_rocursivo_doflz_ition
false
co_any
' Pmm_f ailureE '
#P_zn_failureR (CCEnv I ad in I_be_In_ I_mrdy_in__ I_rala_in_ I_mala_In_
I_last_in I_8rdy_in_ I_lock_ I_cal@_ I_hlda_ I_crqt_
CB_rqt_in_ CB_ad In OR_ms in CB ms_in Rat ClkD Id ChannelID
Pnm__failure Piu_invalid Ccr Reset_error)
z Pmat_fa41ure"; ;




"P4u invali_LE (CCEnv I_ad_in I_be_in_ I_mr__in_ I_rale_in_ I_male_in_
I_lamt_in_ I_srdy_In_ I_lock_ I_cale_ I_hlda_ I_crqt
CB_rqt_in_ CB_ad_In CB_mm_in CB_es_in Rat ClkD Id channalID
P_m__fa41ur@ Piu_invalld Ccr Reset_error)
= Piu_invalid"; ;




mCcrE (CCEnv I_ad_in I_be_iI1_ I_mrdy_il__ I_rale_in_ I_male_in_
I_lamt_in_ I_srdy_in I_lock_ I_cale_ I_hlda_ I_crqt_
CB_rqt_in CB_ad_ln OR_ms_in OR_ms_in Rat ClkD Id channelID
lhmn fa41ure Piu_invalld Ccr Reset_error)
= Ccr"; ;




"Reset_effetE (CCEnv I_ad_in I_be_In_ I_mrdy_In_ I_rala_in_ I_male_in_
I_last in I_srdy_in I_Iock_ I_cale_ I_hlda_ I_crqt_
CB_rqt_in_ CB_ad In Cm_mm_in CB_ms_in Rmt ClkD Id ChannelID
lhmn_failure Piu_invalid Ccr Reset_error)
= Reset_error"; ;
let Env_CASES =
prove_cases_the (prove_Induction_the cc_env) ; ;
let CCEnv Selectors_Work = prove_the
( 'CCEnv selectors_Work ',
"! • z cc_env .
• = (CCEnv (I_ad_inE e) (I_be_in_E e) (I_mrdy_In Z e} (I_rale_In_E e)
(I_malm_4n_W e) (I_last_4n_W e} [I_srdy_in_m o) (I_lock E 0)
(I_cale_E e} (I_hlda_E a) (I_crqt_E e) (CB rqt_In_E a)
(CB_sd_inE e) (CB_ms_izLE e) (OR_ms_islE e) (Rate e) (cIkDE e)
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(IdE e) (ChannolIDE o) (Pu__failursE o) (Piu_invalidE e} (CcrE e)
(Rosot_errorE o))",
GEN_TAC
THEN STRUCT_CASES TAC (SPEC "o:cc any" Env_CABES)
THEN REWRITE_TAC [I_ad_inE; I_bein_E; I_mrdy_in_E; I_ralo_in E;
I malo_in_E_ I_last_in_E; I srdy_in_Ej I_lock E; I_calo_E;
I_hlda E; I_crqt_E; CB_rqt_in_E; CB_ad_inE; CB_mJ_inE;
CB em_inE; RstE; cIkDE; IclE; cha_nelIDE; PnE__failuroE;
Piu invalidE; CcrE; Reset_effetE]
);;
................................................................................




'cc_out - CCOut heel#heel wire#wire beef#heel wire#wire wire#wire
wire#wire wire#wire bust#bust bust#bust
heel#heel wordn#wordn wordn#wordn bust#bust
wordn_dordn heel#heel heel#beef' ; ;




"I cgnt O (CCOut I_cgnt_ I_mrdy_out I_hold_ I_zale_out_ I_male_out_
I_lamt_out_ I_mrdy out_ I ad_out Ibm_out_ CB_rqt_out_
CB___out CB_mm out CB_ad_out C_ms_out Disable_writes
CB_parity)
z I cgnt "j ;




-I_mrdy_out_O (CCOut I cgnt_ I_mrd¥_out_ I hold_ I_rala_out I male_out_
I_last_out_ I_mrdy_out_ I_ad_out I_be_out_ CB_r_c_out_
CB uuJ_out CB ms_out CB_ad_out C_om_out Disable_writes
CB_parity)
= I_mrdy_out_" ; ;




#I_hold_O (CCOut I_cgnt_ I_mrdy_out_ I hold_ I tale_out_ I male_out_
I_lamt_out_ I_srd_,_out_ I_ad_out I_be_out CB_rqt_out_
CB_ms_out CB_mm_out CB_ad_out C_ms_out Disable_writes
CB__arity)
i I_hold_" ; ;




"I_rale_out_O (CCOut I_cgnt_ I_mrdy out I_hold I_rala_out_ I_male_out_
I_last out I_mrdy_out_ I_ad_out I_bo_out_ CB_rqt_out_
CB _ out CB ms_out CB_ad_out C_ms_out Disable_write s
CB_parity)
= I_ralo_out_"; ;




"I_male out O (CCOut I_c_nt_ I_mrdy out_ I hol__ I_rala out_ I_mals out_
I_last_out_ I srdy out_ I ad_out I_be out CB_rqt_out_








"I last out O (CCOut I_c_t_ I_mrdy out_ I_hold_ I_rale_out_ I_male_out_
I_last_out I_srdF_out_ I_ad_out I_be_out_ cB_rqt_out_
CB_ms_out CB_ss_out CB_ad_out C_ss_out Disable writss
CB__Darity )
= I_last_out_"; ;




"I_srdy_out_O (CCOut I_cgnt_ I_mrdy_out I hold_ I_rale_out I_male_out_
I_last out_ i_srdy out_ I ad_out I_b@ out_ CB_rqt_out_
CB ms out CB_ss_out CB_ad_out C ss out Disable writss
CB__Darlty)
= I_srdy_out "; ;




"I_ad_outO (CCOut I_cgnt_ I_mrdy_out_ I_hold I_rals_out_ I_mals_out
I_last_out I_srdy_out_ I_ad_out I_ba_o_at_ CB_rqt_out_
CB_jmm_out CB_ss_out CB_ad_out C_ss_out Disable_writes
CB__parity]
= I_ad out ";;




#I_be_out_O (CCOut I_cgnt I tardy_out_ I_hold_ I tale_out_ I_male_out_
I_lastout_ i srdy_out I_ad_out I_be_out_ CB_rqt out
cB_ms out CB_ss_out CB_ad_out C_ss_out Disable_writss
CB__Darlty )
= I_be OUt "11




"CB_rqt_out_O (CCOut I cgnt_ I_mrdy_out_ I_hold_ I_rals out_ I_malo_out_
I_last_out_ I_srdy_out_ I_ad_out I_bo_out_ CB_rqt_out
CB_ms_out CB_ss_celt CB_ad_out C_ss_out Disabls_writes
CB__parlty)
B CB_rqt_out_"; l




"CB_Jms_outO (CCOut I_cgnt_ I_mrdy_out I_hold_ I_rals_out_ I_mals out_
I_last_out_ I_srdy_out_ I_ad_out Ibm_out_ CB_rqt_out_
CB_ma out CB_ss_out CB_ad out C_ss_out Disable_writes
CB_parity]
i CB__m_out"; ;




"CB_ss outO (ccout I_cgnt_ I_mxdy_out_ I_hold_ I_rale out_ I_male out
I_last_out_ I_srdy out_ I_ad_out I_ba_out_ CB_rqt_out_
CB_m__out CB_ss_out CB_ad_out C_ss_out Disable_writes
CB_.pazity)
= CB SS out";;





"CB_ad_outO (ccOut i_c_nt_ I_mrdy_out_ I_hold_ I_rala_out_ I_male_out
I_last_out_ I_mrdy_out_ I_ad_out I_be_out_ CB_rqt_out_
CB_ms_out CB_ms_out CB_ad out C_ms_out Disable writes
CB__parity)
= CB_ad_out" ; ;




"C ms autO (CCOut I_cgnt_ I_mrdy_out_ I_hold_ I_rals_out_ I_mala_out_
I_last_out I_srdy_out_ Iad out I_beout_ CB rqt_out_
CB_ms_out CB ms_out CB_ad out C_ss out Disable_writes
CB_parity)
: C_is_out"; ;




#Disable writemO (CCOut I_cgnt_ I_mrdy_out I_hold I tale out_ I_male_out_
I_last_out I mrdy_out_ I_ad_out I be_out_ CB_rqt_out
CB___out CB_ms out CB_ad_out C_ms out Disable writes
CB_]parity)
= Disable_writes"; ;




"CB_parityO (CCOut I_c_t_ I_mrdy out Ihold I_rale_out_ I_m_Im out
I last out_ I_srdy out_ I_ad_out I_be out_ CB_rqt_out_




prove_cases_thm (prove induction_thm cc_out) ; ;
let CCOut_Selectorm_Work - provs_thm
('CCOut Selectors Work',
"! p:cc o_t .
p . (CCOut (I_cgnt_O p) (I mrdy_out_O p) (I_hold_O p) (I_rala_out_O p)
(I_male_out_O p) (I_last_out_O p) (I_srdy_out_O p) (I_ad autO p)
(I__be out_O p) (CB_rqt_out_O p) (CB_ms_outO p) (CB_ss_outO p)
(CB ad autO p) (C_mm autO p) (Disable_writemO p) (CB_DarltyO p)}_,
GEN TAC
THEN STRUCT CASES_TAC (SPEC "pscc o_t" Out_CASES)
THEN REWRITE TAt [I_cgnt O; I_mzdy_out O; I_hold_O; i tale_out_O;
I_male_out_O; I_last out_O; I_srdy_out_O; I_ad autO;
I_be_out_O! CB_rqt out_O; CB_mm_outO; CB ms_autO;




Authorl (c) D.A. Fura 1992-93
Date: 3 March 1993
This file contains the ml source for the gate-level mpecification of the
C-Port of the FTEP PIU, an ASIC developed by the Embedded Procemming
Laboratory, Boeing High Technology Center.
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let MSTART = "WORDN 2 4"77
let MZND = "WORDN 2 5"77
let MXDY • "WORDN 2 6"77
let MWAIT = "WORDN 2 7";;
let MABORT = "WORDN 2 0"77
let SACK = "WORDN 2 5"77
let SRDY = "WORDN 2 6"77
let SWAIT = "WORDN 2 7"7;
let SABORT = "WORDN 2 0"77
let REP_ty = abm_type_info (theorem ,pluaux_def' 'REP');;
let LaIt_Loglc_OATZ = new_definition
( 'Last_Loglc_GATE ',
"I (rat clkD mfim mdl mfim_rt laIt_in_inE stime->bool#bool) .




(ASel(clkD t) /\ ASel(mfim_m_Ll t)) \/
ASel(mfsm_mabort t)),
(BSel(rst t) \I
(BSel(clkD t) I\ BSel(mfsm_mdl t)) \I
BSel(mfsm_mabort t)))"
);7
let Hold Logic_GATE = new_definltion
(,Hold_Logic_GATE',
"! (cb_mm :t:Lum->worch_4hrordn)
(clkD sfsm_mal last_out_inS lamt_out_inR lamtout_inE :time->beef#heel) .
Hold_Logic_GATE cb_ms clkD sfem_sal last_out inS lamt_outinR last_out_inE =
t t:time .
(last_out_inS t = ((ASol(mfmm_sal t)), (Beel(sfsm_mal t)))) I%
(lemt_out_InR t =
((ASel(clkD t) /\ ((ASel(cb_ms t) = *MEND) \/
(ABel(oh ms t} = ^MABORT})),
(BSel(clkD t) I\ ((BSel(cb_ms t) = *MEND) \I
(BSel(cb_ms t} = ^MABORT})))} /\
(last_out inE t • ((ABel(last_out_inS t) \/ ASel(last_out inR t)),
(Beef(last_out_inS t) \/ BSel(last_out_iz_R t))))"
142
};;
let tout_eel_Logic_GATE = new_definltion
(, Cout_Sel_Logic_GATE ',
-, (sfsm s cout_sel0 mfsm_m_cout_sell mfsm_m_cout_sel0 ,tlme->bool#bool)
(sfsm sd0 0fmeE_sdl :time->bool#bool)
(cout_sel :time->wordn#wordn) • --
Cout_SeI_Logic_GATE mfmm_m_cout_mel0 mfmm_m_cout_sell mfem_m cout_mml0
sfmm md0 sfmm sdl cout_mel =
! t:tlmm .
cout_mel t =
(((ASel(sfmm_md0 t) \/ ASel(sfmm%_sdl t))
=> (let a0 = (ALTER ARBN 0 (ASel(mfsm_e_cout_eml0 t)))
in (ALTER a0 I P))
U (let a0 = (ALTER ARBN 0 (ASel[mfmm_m cout_mel0 t)))
in (ALTER a0 1 (ASel(mfmm_m_cout_mell t) ) ) ] ) ,
((Bsel(sfsm_sd0 t) \/ BSel(mfmm_sdl t))
=> (let b0 ,= (ALTER ARBN 0 (BSel(sfsm_8_cout mel0 t)))
in (ALTER b0 1 F) )
I (let b0 = (ALTER ARBN 0 (BSel(mfem__m_cout_sel0 t)})
in (ALTER b0 I (BSel(mfsm_m_cout_sell t) ) ) ) ) ) "
);;
96................................................................................
Generation logic for srdy 8ignal.
................................................................................ 96
let Srdy_Xn_Logic_GATE = new_definition
(, Srdy_In_Logic_OATE ',
"! (cb_mm _time->wordn#wordn) [dfmm_srdy :time->bool#bool) .
Srdy_In_Logic_GATE cb_mm dfsm mrdM -
I t:t_ •
dfsm_srdy t = ((ASel(cb_ss t) = ^SRDY), (BSel(cb_ss t) = ^8RDY))"
);;
let Rdy_Logic_gATE = new_definition
(, RdM_Lo_ic_GATE ',
"I (mfmm rod0 mfsm_mdl clkD write mrdy wrdy_inD rrdy_inD :time->heel#heel)
Rdy_Logic_GATE mfem_md0 mfem_mdl clkD write mrdy wrdy_inD rrdy_i_D -
! t*t_ •
(wrdy_inD t =
((ASel(srdy t) /\ ASel(write t) /\ ASel(mfsm_mdl t) /\
ASel(clkD t)),
(BSel(erdy t} I\ BSel(wrlte t) /\ BSol(mfem_mdl t) I\
Bsel[clkD t)))) I\
(rrdy_inD t =
((ASel(srdy t) I\ ~ASel(write t) I\ ASel(mfsmmd0 t) I\
ASel(clkD t)),




Generation logic for I_erdy_out_ signal.
................................................................................
let ISrdy_Out_Logic_GATE = new_definition
('ISrd¥_Out_Logic_OATE',
"! (wrdy_outQ rrdy_outQ fmm_mabozt calm_ mrdy_en Itime->bool#bool)
(imrdy_inD imrd¥_inE ,time->heel#heel) .
ISrdy_Out_Logic_GATE wrdy_outQ rrdy_outQ fmmmabort calm_ srdy_en
imrdy_inD imrdy_inE =
! t*t:lume .
( isrdy_inD t =
143
( (-(ABol(wrdy outQ t) \/ ASol(rrd¥_outQ t) \/ ASol(f0m_mabort t) )),
(-(Bsel(wrdy_out0 t) \/ BSel{rrdy_outQ t) \/ BSol(fsm_mabort t) )) )) /\
(isrdy_inE t =
((-ASol(calo_ t) \/ ASol(sr_y_en t)),
(-BSol(calo_ t) \/ BSel(srdy_en t)))) #
);;
................................................................................
Generation logic for CBss_out sig/lal.
................................................................................
let CBis_Out_Logic_GATE = newdefinltion
( 'CBs|_Otlt_Loglc_GATE ',
": (sfsm_ss cbss_out ztime->wordn#word_}
(pm__Eailuro piu_valid _time->bool#bool) .
CBss_Out_Loglc_GATE sfsm_ss pwm_feilurs piu_valid cbss_out =
! tztime .
cbss_out t =
((let el_0 = (MALTER
ARBN
(1,0)




((ELEMENT (ASol(sfsm_ss t)) (2)) /\
-ASel(pmm_failure t) /\ -ASol(piu_valid t) ) ) ),
(let bl_0 = (MALTER
ARBN
(1,0)




((ELEMENT (BSol(sfsm_ss t)) (2)) /\
-BS01(p®m_feilure t) /\ ~BSel(piu_valid t) ) )) )#
);;
% ................................................................................
Generation logic for CBms_out signal.
................................................................................
let CBIus_Out_Loglc_GATE = new_deflnition
( 'C__Out_Loglc_GATE ',
"! (mfsm_ms c]mms_out _time->wordn#wordn)
(prom_failure plu_v&lid :time->heel#heel) .
Cnma_Out_Loglc_GATE mfsm_mJ pwA_failure plu valid chain_out =
! tztime .
chins_out t =
((let el_0 = (MALTER
ARBN
(1,0)




( (ELEMENT (ASol(mfmm_ms t) ) (2)) I\
~ASol(pmm_failure t) /\ -ASel(piu valid t) ) ) ),
(let bl_0 = (MALTER
ARBN
(1,0)




( (ELEMENT (BSol(mfs__ms t) ) (2)) /\
-BSe1(3mn_failure t) /\ -BSel(piu valid t)))))"
);;
................................................................................
Generation logic for cout_l_le signal.
................................................................................
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let Cout_I_Le_Logic_GATE • new_definltion
( ,Cout I_Ls_Logic_GATE ',
-: (dfmm_master cout_0_le_del dfsm_cout 1 le cout_l le _time->bool#bool) .
Cout_l_Le Logic_GATE dfsm_master cout_0_l@ de1 dfsm_cout_l_le cout_l_le =
! tztime .
cout_l_le t =
( ((ASel(dfem_cout_l_le t) /\ -ASel(dfsm_master t)) \/
(ASel(dfsm master t) /\ ASel(cout_0 l@_del t)) ),
((BSel(dfsm_cout_l_le t) /\ -BSel(dfem_maeter t)) \/
(BSel(dfem_maeter t) /\ BSel(cout_0_le_del t))))" -
let Iad_En_Logic_GATE = new definition
(,Iad_En Logic GATE',
-! (mfsm_iad_en_m sfsm iad_en_s iad_en_s_del iad_sn ztimo->bool#bool)
Iad_En_Logic_GATE mfsm_iad_en_m sfsm_iad on_s iad_en_s_del iad_en =
! t_time .
iad_en t -




BSsl(sfsm iad_en_s t) \/
BSsl(iad en • de1 t)))"
);;
% ................................................................................
Generation logic for c__De_cnt signal.
................................................................................ %
let pe Cnt_Logic_GATE = new_definition
(, pe_Cnt Logic_GATE ',
"! (cb_es_in _time->wordn#wordn)
(clkD sfsm_sparity mfsm_mparity c_pe_cnt ztime->bool#bool)




(-(ASsl(sfsm_sparity t) : ASel(mfsm_mparity t)) \I
((SUBARRAY (ASel(cb_•s_in t)) (I,0)} = WORDN 2 0))),
(BSel(clkD t) /\
(-(BSel(sfsm_sparity t) = BSel(mfsm mparity t)) \/
((SUBARRAY (BSel(cb_ss_in t)) (I,0)) = WORDN 2 0))))"
);;
% ................................................................................
Generation logic for c_grant, c_busy signals.
................................................................................ %
let Grant_Logic_GATE = new_deflnition
( 'Grant_Logic_GATE ',
"! (id rqt_ .time->wordn#wordn) (busy grant ztime->bool#bool)
GrantLogic_GATE id rqt_ busy grant =
! t_tim..
(busy t =
((-((SUBARRAY (ASeI(r__ t)) (3,1})
(-((SUBARRAY (BSel(rqt_ t)) (3,1))
(grant t =
(((((SUBARRAY (ASel(id t)) (1,0)) =
-(ELEMENT (ASel (rqt_
(((SUBARRAY (ASel(Id t)) (1,0)) =
- (ELEMENT (ASel (re/c_
(ZLZ_ZNT (ASel(rqt_




= WORDN 2 7)),
= WORDN 2 7)))) /\
WORDN 1 O) /\
t)) (0)) ) V
WORDN 1 I) /\
t)) (0)) /\
t)) (1)) ) V
WORDN 1 2) /\
t)) (o)) I\
t)) (1)) /\
t)) (2)) ) \/
([(S_LRRAY (ASel(id t)) (1,0)) : WORDN i 3) /\
~(ELZMENT [ASel(rq__ t) ) (0)) /\
(ELENENT (ASel(rq_c_ t) ) (1)) /\
(ELEMENT (ASel(rq__ t)) (2)) /\
(ELEMENT (ASel(r__ t)) (3)) ) ),
( ( ( (SOBARRAY (BSel(id t) ) (1,0) ] - WORDN I 0) /\
-(ELEMENT (BSel(r__ t) ) (0)) ) \/
(((SUBARRAY (BSel(Id t)) (I,0)) = WORDN 1 i) /\
-(EL]D4ZNT (BSel(rq_:_ t)) (0)) /\
(ELEMENT (BSel(rq__ t) ) (1)) ) \/
( ( (SUBARRAY (BSel(Id t) ) (1,0)) = WORDN 1 2) /\
-(ELEMENT (BSel(rqt_ t)) (0)) /\
(ELEMENT (BSel(rq__ t)) (i)) /\
(ELEMENT (BSel(rq__ t)) (2)) ) \/
( ( (SDBARRAY (BSel(id t) ) (1,0)) - WORDN 1 3) I\
-(ELEMENT (BSel(rqt_ t)) (0)) /\
(EL]DiENT (BSel(rqt_ t) ) (i)) /\
(ELEMENT (BSeI(r__ t) ) (2)) /\
(ELEMENT (BSel(rqt_ t) ) (3)) ) )))-
);;
let Addrossod_Loglc_GATE - new__deflnition
('Addrossod_L<>gicGATE',
"1 (id source :tlme->wordn#wordn) (addro.sed :time->heel#heel) .
Addressed_Logic_GATE id source addressed =
! tztime .
addressed t :
((ASel(id t) = (SDBARRAY (ASel(source t)) (15,10))),
(BSel(id t) = (SOBARRAY (BSel(source t)) (15,i0))))"
);;
let DWritesLogic_GATE = new_definition
('DWrltes_Logic_GATE',
"! (chan_id source :time->wordnt_rordn)
(dfsm_slave disable_wrltes .tlme->bool#bool) .





(SDBARRAY (ABel(source t)) {9,6))
(VAL 1 (ASel(chan_Id t)))))),
((BSel(dLflm_slave t) /\
(-(xt, maNT
(SDBARRAY (BSel(source t)) (9,6))
[VAL 1 (BSel(chan_id t))))))))"
);;
let Parity_Decode_Logic_GATE = new_definltion
('Parity_Decode_Logic_GATE',
"! (rap :*RZP_ty) (cad._iD__det Itime->bool#bool)
(cad__in cad_in dec :tim_->wordn#wor_n) .
Parity_Decode_Logic_GATE rap cad_in cad in_dec cad in det :
! tztlluD .
(cad_in_dec t =
((Par_Dec rap [ASel[cad_in t))),
[Par_Dec rap [BSel[cad_in t))))) /\
(cad_in_det t =
((P&r_Dst rap (ASel(cad_in t))),
(Par_Det rap (Beef(cad in t)))))"
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);;
let Parity_Signal_Inputm_GATE = now definition
(,Parity_Signal Inputm GATE',
"! (rmt cad_in_dot clkD c__e_cnt floor_error :time->heel#heel)
(c_parity_inS c__perity_inR c__arityinE :tlme->bool#bool) .
Parity_Signel_InputmGATE rmt cad in det clkD c_.pm_cnt remeteTTor
c_parity_inS c__Darlty_inR c_parity_inS =
I t:tlme .
(c_parity inS t =
((ASel(cad_in_det t) I\ ASel(clkD t) /\ ASel(c__ps_cnt t)),
(BSel(cad_in det t] I\ BSsI(clkD t) I\ BSsl(c__ps_cnt t)))) I\
(c__parity_inR t -
((ASel[rlt t) \I ASel(remet_error t)),
(BSel[rst t) \/ BSel(remet_error t)))) /\
(c__parity_i_E t =
((ASel(c__perity_inS t) \/ ASel(c_parity_IDR t)),
(BSsl(c_parity_inS t) \/ BSel(c_parity inR t))))"
);;
let CB In_Latches GATE = new definition
(,CB In Letchem GATE',
"! (cad in_dec source sizewrbe iad_preout :tlme->wordn#wordn)
(c_source c_datain c_lizewrhe c_iad_.prlout :time->wordn)
(rot ci_ 0 le cin_l_le cin_2_le cin 3_1e cin_4_le :time->heel#heel) •
CB In Latchem GATE rot cad in_dec cin_0 le cin_l_l$ cin_2_le cin_3_le
cin_&_le mourcm sizewrbe iad_preout c_source
c data_in c_lizewrbe c_iad_prlout =
! t:time •
(c_source (t+l) =
(BSel(rlt t)) => WORDN 15 0 I





((BSel(rmt t)) => WORDN 15 0 1
(BSel(cin_l_le t])
.> (BSel(cad_in_dsc t))





((BSel(rst t)) => WORDN 15 0 1
(BSel(cin_0_le t))
=> (BSel(cmd_in_dsc t)}
l (SUBARRAY (c_data in t) (15,0)))) in
(c_data in (t+l) = a31_0)) /\
(c_sizewrbe (t+l} =
(BSel(rlt t)) => WORDN 9 0 1
(BSel(cin_4 le t)) =) (SUBARRAY (c_data_in t) (31,22))
I (c_lizewrhe t)) I\
(c_iad_preout (t+l) =
(ASel(cin_2_le t)) => (c_data_in t) I (c_iad_preout t)) /\
(lource t = ((c_mource t), (c_mource (t+l)})) /\
(sizewrbe t = ((c_mizewrbe t), (c_mizewrbe (t+l)))) /\
(iad_.preout t = ((c_iad_preout (t+l)), [c_iad_preout (t+l})))"
);;
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let BX_Out_l_gic__ = now_definition
('BI_OutLogic__',
"! (size_bo :time->_r_b_ord_) (hlda_ Itlmo->bool#bool)
(be_out ,time->Imsn#busn) .




=> (BUSN (SUBARRAY (ASel(si_ewrbe t)) (9,5)))
((-BSel(hld&_ t))




lot Write_Logic_GATE = now_doflnition
('Write_Logic_GATE',
"! (lad_in 8izowrbo xtlme->wordn#wordn) (C_wr :timo->bool)
(tale_ mastor_tran write :time->heel#heel) .
WriteLogic_GATE lad in 8izowrbo tale_ mastor_tran C_wr write =
! t:tlmo .
(C_wT (t+l) =
(-BSol(calo_ t)) => (ELEMENT (BSol(lad_in t)) (27)) I C_wr t)
(write t =
(((ASol(master_tran t))
=> (C_wr t) l (BLEMENT (ASel(sizewrbo t)) (S))),
((BSel(mastor_tran t))






lot CB_Out_Logic_GATE = now_definition
('CB_Out_Logic_GATE',
"! (top :*REP ty)
(i&d in ccr tout eel cad_preout :timo->wordn#wordn)
(dfgm_cout_0_lo cout_l_le mfsm_n_e_ost ztime->bool#bool)
(C_i&__in C_ala0 C_a3a2 ztimo->wordn) .
CB_Out_LogicGATE rep iad_in ccr dfsm_cout0_le cout l_le mfsm_mrequest
tout_eel cad_.preout C_iad_in C_ala0 c_&3a2 -
! t,ti_ .
(C_iad in (t+l) =
(BSol(dfsm_cout_0_le t)) => (BSel(iad_in t)) J (c_iad_in t)} /\
(C_&la0 (t+l) =
(ASo1(cout_l le t)) => (C iad_in t) I (C_ala0 t)) /\
(C_a3a2 (t+l} s
(ASol(mfsm mrequest t)) => (ASel(ccr t)) J (C_a3a2 t)) /\
(cad_preout t =
(((ABel(tout_me1 t) = WORDN 1 O)
=> (Par_Enc top (SUBARRAY (c_ala0 (t+l)) (15,0))) [
(ABel(tout_gel t) = WORDN 1 I)
=> (Par_Enc top (BUBARRAY (C_ala0 (t+l)) (31,16))) J
(ASel(cout_mel t) = WORDN 1 2)
=> (Par_Enc top (SUBARRAY (C_a3a2 (t+l)) (15,0)))
J (Par_Enc top (SUBARRAY (C_a3a2 (t+l)) (31,16)))},
((BSol(cout_sel t) = WORDN 1 0)
=> (Par_Enc top (SU_ARRAY (C_ala0 (t+l)) (IS00})) [
(BSel(cout_sel t) = WORDN 1 1)
=> (Par_Bnc rep (SUBARRAY (C_ala0 (t+l)} (31,16))) l
(BSol(cout_sel t) = WORDN I 2)
=> (Par_Bnc top (SUBARRAY (C_a30_ (t+l)) (15,0}))
J (Par_Bnc rop (SUBARRAY (C_a3a2 (t+l)) (31,16))))))"
);;
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let CBlock_GATE -- now_dofinition
( ,CBIock_GATE ',
"! (rap :^_P_ty) (s ztlmo->cc_stste) Co :timo->cc_anv) (p :tlmo->cc_out)
CBIock_GATE top • • p -
? (•from_•abort mfsm_midlo _sm mro_omt mfsm_ma3 xtimo->bool#bool)
(mfmm ms2 mfmm real mfsm_ma0 mfsm_mdl mfmm_md0 xt_mo->bool#bool)
(slam iad_on_m mfsm m_cout sell mfmm m_cout_sol0 :nimo->bool#bool)
(mfsm cm_mn mr••_abort_in on_ mfmm_m_arity :timo->bool#bool)
(•fsm iad_en_m sfsm •idlo mfsm slack mfmm real :time->bool#bool)
(sfsm_•a0 •fmm_salo mfmm sdl mfsm_sd0 •from_sack ztims->bool#bool)
(•fsm_sabort 8fsm_m_cout_sol0 •fsm_mparity xtimo->bool#bo_l)
(of••_•triM_on _time- >hoof#boo1)
(dfsm_srdy dfmm_mamtor dfsm slavs dfsm cin 0_is :timo->bool#bool)
(dfsm cln_l_Io dfmm_cim 3_1o dfsm_cin_4_l• :tlmo->bool#bool)
(dr mm cout_0_io df mm_cout_l_io df •re_cad_an_ df ms_reals_ zt imo- >bool#bool )
(dfmm._ralo_ dfmm mrdy_ ztimo->bool#bool)
(lock_In_inE lock in_outQ lamt_in_inE last_in_outQ ztimo->bool#bool)
(clkA_outQ last_out_InS last_out inR last out_inE _tlmo->bool#bool)
(last out outQ hlda mmtatus en sidlo_d•l outQ xtimo->bool#bool)
(mrqt_del_outQ •status_on_ write wrdy_i_D xtimo->bool#bool)
(rrdy inD wrdy_outQ rrdy_outQ Imrdy_i_D imrdy_illE z timo->bool#bool)
(cout_0_l• dol out cin_2_l• cout_l Io ttimm->bool#bool)
(mrdy dol_out iad_on_s_dol_outQ lad_on c_po_cnt busy ztlmo->bool#bool)
(grant addromsod cad_indot cHarity_inS c_parity_inR ztimo->bool#bool)
(c__parity_inE z time->hoof#ha•l)
(•from_ms mfmm_mJ cout_mal cad_in_dec source xtime->wordn#wordn)
(•izowrbo iad_preout cad__Droout :time->wordn#wor_n)
(OR2_GATE (mig RmtE o) •from_real lock_in_inE} /\
(DRELatB_GATE (sis I_lock_E o) (sis RstE a) lock_in_inE
(mig c_lock_in S m) lock_in outQ) I\
(Last_Logic_GATE (sis RmtE o) (sis clkDR o) mrs._mall mr•re_•abort
lamt_in_inE) /\
(DREFFB_GATE (sis I last in_E •) last in_inE (sis RmtE o)
(mig C_lamt_in S m) last_in outQ) /\
(DEFPnB_GATE (sis CB_mm_inE o) mfsm_abort_l•_an_ (sis c_••s s)
(sig C_ss_outO p)) /\
(DFHA_GATE (sig CIkDE o) (gig C_clkAS s) clkA_outQ) I\
(Hold_Loglc_GATE (sis CB ms_InE •) (sis clkDE •) sfsm_sal last out inS
lamt_out_inR last out inE) /\
(DSRELatB_GATE GND last_out_inS lamt_out_inR last_out_inE
(sis C_last_out_S s) lamt_out_outQ) /\
(TRIBUF_GATE ismt_out_outQ hlda (slg I last_out_O p)) /\
(OR2_GATE mr••_sidle mfmm_mahort rest•rum_on_) /\
(DFHA_GA_ sfsm_sldle (slg c_sidls_dalS s) sidlo_dsl_outQ) /\
(DFHA GATE xnfmm__o_ost (gig C_mrqt dolS 8) _rqt_dol_outQ) /\
(Cout Sol Logic_GATE sfsm_m_cout_mo10 mfsm_m cout_8oll mf•m_m_cout sol0
sfsm_sa0 sfsm_sal c_It_sol) 1\
(NOT_GATE mfsm_cm__en •status_on_) /\
(DEFFA_GATE sfsm_sldl• (sis cIkDE s) (slg c_hold_S s)
(sis I_hold O p)) /\
(•triM_In_Logic_GATE (sis CB_mm_inE o) dfmm_srdy) /\
(Rdy Logic_GATE mfsm_n_0 mr•re_mall (sis clkDE •) writ• dfmm_srdy wrdy_inD
rrdy InD) /\
(DFHA_GATE wrdy inD (gig C_wrdyS m) wrdy_outQ) /\
(DFFA_GATE rrdy_InD (sis C_rrdyS s) rrdy outQ) /\
(ISrdy_O_t_Loglc_GATE wrdy_outQ rrdy outQ _fs__lnabort (sis I_cal• E •)
sfmm srdy an Isrdy_inD Imrdy_inE) /\
(TRIBUF_GATE isrdy_inD imrdy_inE (sis I_srdy_out_O p)) /\
(CBms Out_Logic_GATE mfsm_ss (gig Pmnt_failuroE •) (sis Piu_invalidE s)
(sis CB_mm_outO p) ) /\
{DFHA_GATE dfmm__cout_0 10 (sis C_cout_0_Io_delS s) cout_0_le_dsl out) /\
(DFFA GATE dfmm_cin 0_le (slg C_cim_2_leS s) tin_2 Is) /\
(Cout_I_Le_Loglc_GATE dfmm_master cout_0 is_clef_out dram cout_l_I•
cout_l_la) /\
(DFFA_GATE dfmm_mrdy_ (sis C mrdy_del_S 8) mrdy_del_out) /\
(NOT_GATE (sis I_hlda E 0) hlda) /\
(TRIBUF_GATE dfsnk__l•_ hlda (sis I_mals_out O p)) /\
(TRIBUF GATE dfmm_ral• hlda (•is I rale_out_O p)) /\
(TRIBUF_GATE mrdy_d•l out hlda (sis I mrdy_out_O p)} /\
(DEFHA_GATE sfsm_i&d_an_m (sis clkDE o) (mlg c_iad_an_m_delS s)
lad on_s_d0 l_outQ) I\
(Iad En LOglC_GATE mfsm_iad_en_m 8fmm_iad_en_m iad_o_ 8 dol_outQ
]49
lad_en) I\
(CBms_Out Ix>oic GATB mfsm ma (sig Pua_failuroE o) (sig Piu_invalicIR e)
(sig CB_mJ ouCO p)) /\
(Pe_Cnt Logic_GATE (sig clYDE e) sfsm_sparity n_sm_mparity
(sig CB_ss_AnR ,an,) c_pe_cnt) /\
(Grant Logic_GATE (mig ZdE e) (sig CB_rq_ in_E e) busy grant) /\
(Addressed_Logic_GATE (sig XdE e) source addressed) /\
(D_WrAtos_Logic_GATE dfsm_slave (sig ChannolZDE o) source
(sig Disable writosO p)) /\
{Parity_Decode_Logic_GATE zep (mig CB_ad_inE e) cad_in_dec cad_in_det) /\
(P&rity Signal_Im_uts_GATE (sAg l_tB o) cad_in_dot (8ig ClkD_ e) c_Do_cnt
(siO Rimet_errozE o)
c_parlty_inS c_pirlty_inR c_parity_inE) /\
(DSRELatB_GATE GND c__parity_imB c_parlty inR c_parity_inE
(sig C_paritys s) (sig CB__arityO p)) /\
(CB_In LatcheI_GATB (mlg RstX e) cad in dec dfsm_cin_0_le dfsm_cln l_le
tin __le dfmm_cin_3 le dfsm_cin 4_le source mlziw1rb@
lad__reout (sig C_souzceS s) (sAg C_data_inS s)
(sig C_sisowzboS s) (sig C_iad_outS s)) /\
CBE_Out_Logic_GATE sizewzhe (sig I_hlda_E o) (slg I_bo_out_O p)) /\
CTRIBUFn GATE iad_/)reout lad_on (sig I_ad_outO p)) /\
(Write_Logic_GATE (mig I_ad_inE o) mlzewrbe (si_ I_cale_E o) mfmm_cm_en
(sAg C_wzS s) write) I\
(CB_Out_Loglc_GATX rep (sAg I_a__InE e) (mlg CcrE e) dfmnt_cout_0_le
cout_l_le mfmm_mrequost tout_me1 cad_.preout
(mig C_ia__in8 m) (sig C_ala0S s) {sAg C_a3a2S s)) I\
{TRINBUFn_GATE cad__proout dfaz__ca4[_en_ (slg CB_ad_outO p)) /k
(CMFSM_QATE ofsm_mrdy_on (mig ClkDE e) grant (sig Rite o) busy write
(sig I crqt_E e) (sig I_hold_o p) last ixk_outQ lock_in_outQ
(Big CB_mm inE e) (mig Piu_Invali_ @) (mig C_mfsmt_0tateS m)
(sig C_mfsm__srdy_enS s) (sio C_mfsm_DS s)
(sig c_mfsm_grants s) (sig c_mfsm_rsCS s)
(sig c_mfsm bumyS m) (sig C_mfoni_writes m)
(sio c_mfsm_cr__s s) (sig c_mfsm_ho14[_s s)
{mig c_mfmm_last_S m) (sig C mfmm_lock_S s)
(sig C mfsm__sss s) (sig C_mfsm_invalidS m) mfsm__ort
mfsm_mtdle mfsm_mroq_ost mfsm_ma3 mfsm_ma2 Irma_real mfsz___utO
mfsm_mdl mfsm_m_O mfsm_iad_on_m mfsm_m_cout_sell
mfsm_m_cout selO mfsm_ms (si_ CB_r_ ouC 0 p)
(sig I_cgnC_O p) mfsm_cm_en mfsm_a_orC_le en
mfsm mparity) I%
(CSPSM_GATE (sig ClkDE o) grant (sig RstE e) write adctremmed
(sig I_hlda_E o) (mig CB_m__i_ o) (mig C_8Zmm__stateS s)
(sig c_sfsm_DS s) (slg C_sfsat__z_ntS s) (slg C_sfsm_rsCS s)
(mig C_mZm__wri_os 8) (8i_ C_mZo_t.a_osm_ s)
(sig C_s£s__hlda_S s) (sig C_sfsm_msS s) slam_ms
sfsm__ia___on__s sfsm sidle s_sm_slock sfsm_sal sfsm saO
sfsm_sale sfsm_sdl sfsnt_sdO sfsm_sack sfsm sabort
sfsm_s_cou__selO sfsm_sparlCy) /\
(CEFSM_GATE (sig I_c&le_E e) (mig I_lamC_in_E o) (sig I_male_in_E o)
(slg I_rale_in_E o) (mlg I_sr4[y_in_E o) (gig _tE e)
(slg C_ofsm states s) (sig C_efsm_cale_S s)
(slg c_efsm_last_s s) (sig C_ofsm male S s)
(slg C_ofsm_rale_S s) (slg C efsm_srdy_s s)
(llg C_o£sm_rstS s) ofsm_srdy_on) /\
(CDFSM_GATE dfsm_mr_y (olg ClkDE o) clkA_outQ write mizowrbo sfsm_sidlo
miale_del_o_tQ 8Zmlk_mlock mfsm_m&l 8Zmm_ma0 sfsm_sale
mfsm 8dl s£sm_sd0 sfmm_sack mfom midlo mrqt_dol_outQ mfsm_ma3
mfsm_ma2 mfom_mal a%Esm_ma0 mfsm__l mfsm__a0 (oig I_cale_E o)
(sig I_sr__i__E o) dES__m_stoz dEsm_slave dfsm cin_0_le
dEsm_cin_l_le dfsm_cin_3 le dfom_cin_4_le dfsm_cout_0 le
dfom_cout_l_le dfsm_cad_on_ dfmm__male_ dfsm_ralo_
dZmm tardy_)"
);;
lot CBIock_EXP m mayo_ibm
('CBlock EXP',
(BETA_RULE
(REWRITE R_LE [Lagt Logic_GAT_ _ Hold_Logic_GAT_ !
(EXPAND L_T_RULE tout SeI_Logic_GATE) ; Srd¥ In_Loglc_GATE;
Rdy_Lo_ic_GATE I ISrdy_Out _L_gic_GATE
(EXPAnD_LET_RULE CBmm_Out_Lo_Ic_GATE) ;
150
(EXPAND_LETRULE CB_u_ Out Logic GATE) ; Cout l_Le_Logic GATE ;
Iad_En Logic_GATE; Po_Cnt_Logic GATE ; Grant_LogicGATE;
Addra • • od_Logic _GATE; D_Wr it • •_Logi c_GATE;
Parity_Decode Logic GATE ;Parity Signal_Input •_GATE ;
(EXPAND_LETRULE CB In_Latchom GATE) ; BE_OutLogic_GATE;
Writ o_LogicGATE ; CB_Out Logic_GATE; NOT_GATE; OR2 GATE;
TRIBUF_GATE; TRIBUFn GATE; DRELat B_GATE; DSRELat B_GATE;
DPFA_GATE; DEFFA_GATE ; DEFFnB_GATE; DREPFB GATE ;
(EXPAND_LETRULE CMFSM_GATE) ; (EXPAND_LET_RULE CSFSM_GATE) ;
CEFSM_GATE j CDFSM_GATE ;ASe I ; Bee i; GND; • ig; TRINBUFn_GATE ]




Author: (c) D.A. Fura 1992-93
Date: 3 March 1993
This file contains the ml source for the clock-level specification of the
C-Port of the FTEP PIU, an ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Cantor. Tho bulk of this code was
tranmlatod from an M-langnago mimulation program using a translator written by
p.J. Windlay at the University of Idaho.
................................................................................













map now_parent ['gates_defl_;'latcho•- d°f'l'ffs-def';'c°unters-def';'ineq'];;
new typo_abbrov (,tixnoC',"*n_um");;
let MSTART - "WORDN 2 4"1;
let MEND = "WORDN 2 5"l;
10t MRDY = "WORDN 2 6";;
let MWAIT = "WORDN 2 7"1;
lot MABORT = "WORDN 2 0";;
let SACK - "WORDN 2 5";;
let SRDY s "WORDN 2 6";;
let SWAIT = "WORDN 2 7";;
lot SABORT - "WORDN 2 0";;
lot Asel - definition 'piuaux_daf' 'ASs1';;
lot Bsol = definition 'piuaux dof' 'BSoI';;
let REP_ty = abe_type info (theorem 'piuaux_def' "REP');;
................................................................................
Next-state definition for C-Port inmtruction.
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let CC_NSP = new_definition
('CCNSF',





Eep s • =
c_mfs_t_stat• = C_mfsm_stateS s and
c_mfsm_srdy_en = C_mfsm_srdy_enS • and
C_mfsm_D = C_mfsm_DS s and
C_mfsm_grant = C mrs._grantS s and
c_mfsm_rst = c_wfsm rstS s and
C mr••_busy = C else_busy• s and
C_mfsm_writ• = C_mfs__writeS s and
C_mfsm_crqt_ = C_mfsm_crqt_S s end
c_mfsm_hold_ = C__fsm_hola_S s and
C__.fsm_last_ = C_mfs__last_S • and
C_mfsm_lock - C_mfsm_lock_S • and
c_mfsm ss - C mfsm_sss s and
c mfsm_invelid = c_mfsm_invalldS s and
C_•fsm_stet• = C_sfsm_stateS s end
C •fsm__D = C_•fsm DS s end
C_•fsm grant = C_sfsm_grantS • and
C_mfmm_rmt = C_sfsm rstS • and
C mfsm_write - C_mfm_t_writeS s and
C_•fsm_addresmed = C_sfsm_addrommedS • and
C_•fsm_hld•_ = C_sfsw__hlda_S • and
c_•fsm_ms = c_sEsm_m_s s and
C_efsm_state = C_efsm_stateS s and
C efsm__calo_ = C ofsm_celo_S s _d
C_efs__last_ = C_ofs__last_S s and
c_efsm_mal•_ = c_efs|l_al• S • and
C_efsm__ral•_ = C_efsm__relo_S • and
C_ofsm__srdy_ = C ofsm sr__S • and
C ofsm_rst = C_efsm_rstS • and
C_lock_in_ = c_lock_In_S • and
C_last_In_ = C_last_in_S • and
C_•I = C_SlS • a_d
C_clkA = C_clkAS • and
C_last out_ = C_lest_out S • and
c_•idle del = C_sldle_delS • and
C_mrqt_del = C_mrqt d•iS • and
c_hold_ = c_hold_S s and
C_cout_0_le_del = C_cout_0_le_dels • and
C_cin_2_I• = c_cin 2_I•S • and
C_mrdy_del_ = C_mrdy d•l_S s and
C_lad_en_s_d•l = C_lad en_s_delS s and
c_wrd¥= C_wrdySs and
C_rrdy • C_rrdyS s and
C_parity = C__parityS • and
C_•ourc• = C_sourceS • and
C_date_in = C_deta_inS s and
C •izewrbe = c_sizewrbeS I and
C_lad_out = C_iad_outS • and
c_ala0 = C_ale0S s and
C_e3a2 = C_e3a2S s a_d
C_led_in = C_iad_inS • and
C wr = C wrS s in
Ied in = I_ad_inE • end
I be in_ = I_be_in_E • and
I_mrdy_In_ = I_mrdy_in_E • and
• _tale_In_ = I_rale_in_E • and
Is•is_In_ = I_male_in__E • and
I_lest_In_ = I lest in E • and
I_srdy_in_ = I_srdy_in__E • and
I_lock • I_lock E • end
I_cale_ = I_cals_E • and
I_hlda_ = I_hlda_E @ and
I_cr__ = I_crqt_B • and
CB_rqt In = CB_rqt_in_E • and
CB_ad_in = CB ed_InE • and
CB_ms_in = CB_ms InE • and
CB •s in • CB_ss_inE • and
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Rst = RstE • and
CIkD = ClkDE • and
Id = IdLE e and
ChannelID -- ChannelIDE • and
Pmat_failur• = Pmm_feilursE • and
Piu_Invalid = Piu_invalidE • and
Ccr = Core • and
Reset_error = Reset_err•rE • in
let new C mr•re_stats =
((C_mfmn_ rmt) => CMI I
(c_mfsw_ state = CMI) =>
((C_mfs__D /\ -c_mfsm_crqt_ /\ -C_mfsm busy /\ -c_mfsm_invalid)
=> C_m I CMI) I
(c_mfsm_state = CMR) =>
((C mfsm_D /\ C mfsm grant /\ C mfsm hold_) => CMA3 I CMR) I
(c_mfs__stat• = CMA3) -> ((C_wfsm_D) => CMA1 I CMA3) I
(c mfsw__stet@ = CMAI) =>
((C_mfsm_D /\ (c_mfsm_ss = *s]P_Y}) => CMA0 I
(C_mfs_t_D /\ (c_Dfsm_ss = *SABORT)) => CMABT [ CMAI) [
(C mr•re_state = CMA0) =>
((c_mfsm_D /\ (c_:fsm_ss = ^SRDY)) => _ I
(C_mfsm D /\ (c_mfam_ss = ^SA2ORT)) => CMA_T I CMA0) I
(C_mfsm state = CMA2) :>
((C mfsm_D /\ (c_mfsm_ss = *SRDY)) => CMD1 I
(C mfsm__D /\ (C mfsm_ss = *SABORT)) :> CMABT I CMA2) [
(C_mfsm state = CMDI) :>
((C_mfsm D /\ (C_mfsm ss : ^SRDY)) :> CMD0 l
(c_mfsm_D /\ (c_mfsm_ss = ^SABORT)) .> CMABT [ CMDI) I
(c_mfsw_ltat• - CMD0) =>
((C mfsm D /\ (C mfsm ss = *SRDY) /\ c_mfsm_laet_) => CMD1 I
(C mfsm_D /\ (C_mfsm_ss = ^SRDY) /\ ~c_mfsm_last ) => CMW I
(C_mfsm_D /\ (C_w/sm_ss = ^SABORT)) => CMABT [ CMD0) [
(C_mfsm_st:et• = CMW) =>
((C mfsm_D /\ (c_mfsm_ss = *SABORT)) => CMABT l
(c_mfsm._D /\ (C wfsm ss - *SACK) /\ c_mfsm_lock_) => CMI [
(C_mfs__D /\ (C mfsm_ss : *SRDY) /\ -c_mfsDt_lock_ /\ -c_mfsm_crqt_)
.> CMA3 I CMW) I
(-C mfam last_) => CMI I ClouT) in
let mfs:__ma_ort = (nsw_C_mfsm_stete : CMABT) in
let mr•re_sidle = (new_C_mfsm_st At• = CMI) in
let mfsm_m.requost n (new_C_mfsm_stat• = CMR) in
let mfs:__auL3 = (new_C_mfsut_st&te = CMA3) in
let mfsm_ma2 = (new c_mfsm_stet• = CMA2) in
let mfsm_mal = (new c_mfsm_stets = CMAI) in
let mfsm_ma0 : (new C_mfsm_stet• = CMA0) in
let mfsm__l = (nsw_C_mfsm_stete = CMDI) in
let mfsm_-_0 = (new c_mfs__stat• = CMD0) in
let mfem lad_st m =
( ( (new_C_mfsRt_sttte = CMDI) /\ -C_Ifsz__writo /\ C mfsut_srdy_eD) \/
((new_C mfsm state = CMD0) /\ -C_mfsm write /\ C_mfsm srdy_en) \/
((now_C_mfsm_stat• = CMW) /\ (C_mfsm_stete : CMDO) I\ -C mfsm_wrlt• I\
C_mfsm_srdy_en) ) in
let mr•re_re_tout_sell -
((nsw_C_mfs__stato = CMA3) \/ (new_C_mfsm_stete : CMA2)) in
let mfsm__cout_sol0 =
((new_C_mfsm_steto - CMA3) \/ (Dow_C mfsm state = CMAI) \/





( ( (now_C_mfs__stet• = CMD0) /\ -C_mfsz__last_) \/
(Dow_C_mfs__stato = CMABT) \/





((now_C_mfsm_state = CMAI) \I
(now_c_mfsm_stato : CMA0) \/
(now_C mfsm stets = CMA2) \/
(new_C mr•re_state = CMDI) V
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((new_C_mf•n__stato = CMDO) /\ C_mfsm_la•t_) \/
(new_C mr••_•tats = CMW) \/





( (new_C__f•m_•tate s CMA3} \/
(new_C__f•m_•tate - C3(AI} \/
(now C mfsm state = CMAO) \/
(now C mf•w__•tata = CMA_) \/
(now C •fern_state = CMDI) \/
(I1ow_C__•uk_•tata = CMDO) \/
(naw_C_mfmm_•tate = CMW) ) ) in
lot •from_ms - ms210 in
lot mfsm_rqt_ = (naw_C_mf•__stat• - CMI) in
l•t mesw__cgllt_ = (-(naw_C_mfJ__•tat• = CMA3)) in
let mfm__cm_an = (-(naw_C_mfsm_•tate - CMI) /\ -(now_C mr•ha_state = CMI%)) in
lot mr••_abort Is_on_ =
(-(naw_C_mfsm •tara = CMABT) \/ (naw_C else_state = CMI)) in
96ok to hero afterwards death due to £razae •tack ov•rflow_
lot •from_•parity = (Chow C_mf•m_•tato = CMA3) \/
(now_C__f•__•tat• - C_(AI) \/
(now_C_mf•m_state = (D4A0) \/
(new_C_J_f•m._•tat• = CMA2) \/
(new_C_mf•rft_stats - CMDI) \/
(zlew_C_J_f•m_•tat• • C3(DO) \/
(C_mf•J__Jtat• - CMAI) \/
(c_mf•m_stat• = CMAO) \/
(C__flH__Itat• n C_A_) \/
(C_mfsm_stata n CMD1)) in
let new_C_•f•m_stAta 8
((C_•_J]_.r•t) -> C_lI J
(C_mfmm_•tat• = CSI) ,=>
((C 8fgm__D I\ (C_8f•mjms = *MSTART} /\ -C_sfmm_grant /\
C • f •m_addra• • •d )
=> CSAI I CSI) l
(C_•fsI__•tate - CSL) ,,>
((C_sfsm_D /\ (C_sfmm_ms - *MSTART) /\ -C_gf•m__grant /\
C_mf •m addressed)
=> CSA1 I
(C_•fs1_D /\ (C sf•m_ms = *MSTART] /\ -C_8fsw__grant /\





















( (C_8 f gm_D




















ANABORT]) => CSABT I CSL) I
^MRDY)) => CSAO I
*MABORT)) u> CSABT i CSAI)
^MRDY) I\-c •fgm_hlda ) 8> CSALR I
^MRDY) I\ C_•fsm_hlda_) 8> CSAOW l
*MABORT)) ,,> CSABT I CSAO) J
. ^MRDY) /\ -C_mfgm_hlda_) => CSALE
= ^MABORT)) -> CSABT l CSAOW) J
I\ C sfsm_wrlte I\ (C_•fsm_m_ = ^M1%DY)) => CSDI I
I\ -C sfm_L_writ• I\ (c_sfmm_ms = ^MRDY] ) => CSRR J
/\ (C_sfsm_wl = ^MABORT)) => CSABT J CSALE) J
= CS]RR) =>
/\ -(C af•nknm = ^I_qBORT)) => CSD1 1
I\ (C_mfmw__ms = ^MABORT)] => CSABT l CSRR)
= CSDI) 8>
I\ (C_sfsm_m- = ^MRDY)] -> CBDO l
/\ (C_sfsw__ms = *MABORT)) :> CSABT I CSDI)
= CSDO) ,,>
/\ (C_•f,,m ms = ^MEND)) :> CSACK l
I\ (C •f•m__ = ^Ml%DY)} -> CSDI l
/\ (C sfsw__nuJ 8 ^MABORT)) => CSABT J CSDO)
= CSACK) a>
I\ (C_•f•m_ms = ^MRDY)) => CSL I
/\ (C_8fsm_ms = ^MWAIT)) => CSI J
154
(C_mfsm_D /\ (C mfgutHum = ^MABORT)} => CSABT i CSACK) ]





((now_C_sfsm_state = CSAOW) \/
((new C_sfsm__stat@ = CSALE) /\ -C sfsm_write) \/





(-(new_C_mfsm_state -- CSI) /\
-(new_C_sfmm_state = CSACK} /\





(-(new_C_sfsm_state = CSI) /\ -(new C_sfsm state = CSABT))) in
let sfmm_ss = ms210 in
let sfmm_iad_en_s =
( ( (new_C_mfsm__mtat$ = CSALE) /\ - (C_mfsut_mtat@ = CSALE) ) \/
((new C_mfsm_stat$ = CSALE) /\ C_mflm_write) \/
((now_C_sfmm state = CSDI) /\ C_sfsm_write /\ -(C 8fsm state = CSRR)) \/
((now_C_sfsm_stato = CSD0) /\ C_mfmm wrlto) /\
((now_C_mfsm_stato = CSACK) /\ C sfsm writo}) in
lot mfmm_sidlo = (now_C_mfsm_stato = CSI) in
lot sfam_slock = (now C sfmm_stato = CSL) in
lot sfsm_sal = (now C_sfsI%_stato - CSAI} in
lot sfmm_sa0 = (now C_mfmm mtato = CSA0) in
lot mfmm salo = (now C_sZmm_stato = CEALE) in
lot mfmm sdl = (now_C sfsm stato = CSDI) in
lot sfmm_sd0 = (now_C mfsm mtato = CSD0) in
lot mfmm_sack = (now C sfmm__stato = CSACK) in
lst sfmm sabort = (now C sfmm_state = CSABT) in
let sfmm_s cout_mol0 = (now_C_mfmm_mtate = CSDI) in
lot sfmm_sparity = (-(now c_sfsm_mtato = CSI) /\
-(now_C sEmm state u CSACK} I\
- (now_C_sfsm_mtato = CSABT} ) in
lot now_C ofsm__stato =
((C_efmm_rmt) => CEI I
(c_@fsm__mt&t@ = CEI) => ((-C_o£sm_cale_) => CEE I CEI) I
( (-C_ofmm_last_ I\ -C_ofsm_srdy_) \/ ~C_efsm_malo_ \I -C_ofsm ralo_)
=> CEI I CEE) in
lot ofem mrdy on = ((now_C_efmm--mtato = CEE) \/ (C_ofsm mtato = CEE)) in
lot now_C_lock_in_ =
((BSol(Rst) \/ mfsm mal)
=> ((BSe1(Rst)) => P I BSol(I_lock_))
i C_lock_in_) in
let new c_last_in =
((ASol(Rmt) \/ (ASoI(CIkD) /\ mfmm mdl) \/ mfmm_mabort)
=> ((ASoI(Rst)) => F I ASol(I_last In_))
I C_lamt_in ) in
lot _ow C_ss =
((mfsm_abort_le_on_) => ASel(CB_sm_in) I C_ms) in
lot new c_clkA = BSoI(CIkD) in
lot mond = ((ASol(CB_ms in) = *MEND), (BSol(CB_ms in) = *MEND)) in
let mabort - ((ABoI(CB_mB_in) = ^MABORT), (BSeI(CB wul_in) = *MABORT)) in
let last_out_inS : sfsm sal in
let laet_out_i_R = (BSoI(CIkD) /\ (BSel(mend) \/ BSel(mabort))) in
lot now_C last_out_ =
((faint_out_inS \/ last_o_t inR}
=> ((last_out_inS /\-last_out_inR} => T I
(-last_out_inS /\ l&st out_inR} -> F I
(-last_out_inS /\ -last_out_inR) => P I ARB)
i C_last_out_) in
lot now_C_mldle_dol = sfmm midlo in
lot now_C mrqt_del - mfsm._mrequomt in
let now_C_hold_ =
((BSeI(ClkD)) -> sfsm_sidlo I C_hold_} in
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let naw C _r =
((-BSel(I_cale_)) => (ELEMENT (BSel(I_ad_in)) (27)) I C_wr) in
let mfsm_cln 4 leB = (C clkA /\ sfsm_ia0) in
let new_C_sizewrbe =
((BSeI(Rst)) => WORDN 9 0 ]
(mfsm_cin_4 leB) -> (SUBARRAY c_data in (31,22))
i C sizewrbe) in
let write =
(((mfsm_c_n_en) => C wr i (ELEMXNT C_slzewrbe (5))),
((mfsm_cm_en) => new C_wr I (ELEMENT new_C_sizewrbe (5)) ) ) in
let srd¥ - ((ASel(CB_ss in) = ^SRDY), (BSel(CB_ss_in) = ^SRDY)_-in
let dfom_master :
((mfsm ma3 V mfsm ma2 V mfsm real \I mfsm ma0 V mfsm_mdl \I
mf sn__md0 ),
(mfsnt_ma3 \I mfsm_ma2 \/ mfsm_mal \/ mfsm ma0 \/ mfsm_mdl \/
mf=m redO) ) in
let dfom_llave =
( (-sfsm_sldle /\ -sfsm_slock), (-sfsm_sidle /\ -sfsm_slock) ) in
let dfsm_cin_0_leB =
(BSel(ClkD) /\
((mfsm rod0 /\ BSel(srdy) /\ -BSel(wrlte)) \/
s flm_sa0 \/
(sfsm_sd0 /\ BSel(write)))) in
let dfsm cln 1 IeB = (BSel(CIkD) /\
((mfsm._mdl /\ BSel(srdy) /\-BSel(wrlte)) \1
s f se__sal \/
(sflm_sdl /\ BSel(write)))) in




(mfsm_ma0 /\ BSel(srdy) /\ BSel(write) /\ BSel(ClkD)) \/
(mfsm_md0 /\ BSel(srdy) /\ BSel(write) /\ BSel(ClkD) )) in
let dflm_cout_l_leA = (C_clkA /\ sfsm sdl) in





(ASel(writ*) I\ (mfsm_mdl \1 mfsm_md0)) V
(-ASol(write) /\ (sfsm_sdl \/ sfsm__sd0)))),




(BSol(wrlt@) /\ (mfl_%__l \/ _fl_m__mdO)) \/
(-BSol(write) /\ (sfsm__sdl \/ sfsm_sd0) ) ) ) ) in
let dfs__male_ =
((-(sfsm_sale I\ -(VAL 1 (SUBARRAY C_slzmwrb. (1,0)) = 3) /\ c_clkA)),
(-(sfsm_sale /\ -(VAL 1 (SUBARRAY new_C sizewrbe (I,0)) = 3) /\ C clkA)))
in
let dfsm_rale_ =
((-(sfsm_sale /\ (VAL 1 (SUBARRAY C sizewrbe (1,0)) = 3) /\ C clkA)),
(-(sfsm_sale /\ (VAL 1 (SUBARRAY new C_slzewrbe (i,0)) = 3) /\ C_clkA)))
in
let dfl__mrdyB_ :
(-((-BSel(wrlte) /\ BSel(cIkD) /\ (sfsm_sal@ \/-fsm_sdl)) \/
(-BBel(wrlte) /\ C_clkA /\ sfsm_sack} \/
(BSel(write) /\ BSoI(ClkD) /\ sfsm sd0))) in
let new c_cout 0 le_d@l = dfsm_cout_0 feb in
let new_C_cin_2_le = dfsm_cin_0_leB in
let new C mr_y de1_ = dfsm mrd_B_ in
let new_C_lad_en_s del = ((BSel(ClkD)) => sEsm_iad_en s I C_lad_en_s del) in
let new_C_wrdy . (BSel(srdy) /\ BSel(write} /\ mfsm_mdl /\ BSeI(ClkD)) in
let new C_rrdy = (BSel(srdy) /\ -BSel(wrlte) /\ mfsm_md0 /\ BSel(ClkD)) In
let pe_cntB - (BSeI(ClkD) /\
(- (sfsm_sparity = mfsm_m_arlty) \1
((SUBARRAY (BSel(CB_ss_in)) (1,0)) = WORDN 1 0))] in
let parlty_inS =
((Par Det rep (BSeI(CB ad In))) /\ BSeI(ClkD) /\ pe cntB) in




=> ((parity_inS /\-parity_i_R) --> T I
q-parity_ins /\ parity_i_R) => F I
(-parity_ins /\ -parlty_inR) => F D ARB)
I C_parity) in
let new_C_sourc@ =
((BSoI(Rst)) => WORDN 15 0 J





((BSel(Rst)) => WORDN 15 0 l
(dr Jm_cin_lloB)
=> (Par_Dec rap (BSel(CB_ad_in)) )





((Bsal(Rst)) => WORDN 15 0 I
(df am_c In_0_leB )
=> (Par_Dec rap (BSoI (CB_ad_in)) )
J (SUBARRAY C_data_in (15,0)) ) ) in
let new_C_data_in = di31_0 in
let new_C_iad_out = (C_cin 2_Is => C_data_in i C_iad out) in
let cout_l_leA n
( (dfsnt cout_l_leA /\ -ASol(dfsm_master) ) \/
(ASel(dfsm_master) /\ C_cout_0_ls_del)) in
let new_C_ela0 = (cout_l_leA -> C_iad_in I C_ala0) in
let now_C a3a2 = (mfsm_mrequeJt => (ASoI(Ccr)) I C_a3a2) in
let new_C_iad_in - (dfsm_cout_0_leB => (BSel(I_ad_in)) J C_iad_in) in
let grantB =
((((SUBARRAY (BSel(Id)) (1,0)) = WORDN 1 0) /\
-(ELEMENT (Bsel(CB_rqt_in_)) (0)) ) \/
(((SUBARRAY (BSoI(Id)) (i,0)) = WORDN 1 I) /\
-(ELEMENT (BSel(CB_rqt_in_)) (0)) /\
(ELEMENT (BSel(CB_rqt_in_)) (i)) ) \/
(((SUBARRAY (BSel(Id)) (1,0)) = WORDN 1 2) /\
-(ELEMENT (BSel(CB_rqt_in_)) (0)) /\
(ELEMENT (BSoI(CB rqt_in_)) (i)) /\
(ELEMZNT (BSoI(CB rqt_in_)) (2)) ) \/
(((SUBARRAY (BSol(Id)) (i,0)) = WORDN 1 3) I\
-(ELEMENT (BSoI(CB rqt_in )) (0)) /\
(ELEMENT (BBel(CB_rqt in_)) (I)) /\
(ELEMZNT (BSoI(CB_r__in_)) (2)) /\
(ELEMENT (BSel(CB_rqt_in_)) (3)))) in
let busyB = (-((SUBARRA¥ (BSel(CB_rqt in_)) (3,1)) = (WORDN 2 7))) in
let addressedB = (BSel(Id) . (SUBARRAY new_C_source (15,10))) in
lot now_C mfmm srdy_on = sfsn__srdy_en in
lot now_C mfsm_D = (BSoI(CIkD)) in
lot now_C_mfsm__grant n grantB in
let new_C_mfs1_rst = (BSol (Rst)) in
lot new_C_mfmm__bumy - b'_Lsy'B in
let new_C__mfm__write = (BSsl(wrlte)) in
lot new_c_mfmm__cr__ = (BSol (I crc__) ) in
lot now_C_mfmm_hold_ = C_hold_ in
lot now_C_mfsm_last_ = new_C_last_In_ in
lot now_C_mfsm_lock_ = nowC_lockin_ in
lot now_C_mfsm_ss = (BSel(CB_ss_in)) in
lot now_C__nfsm_invalid = (Bsol(Piu_invalid)) in
lot now_C_sfsm_D = (BSel(ClkD)) in
let now_C sfsm_grant = grantB in
lot new_C sfsm rst = (BSol(Rst)) in
lot now_C_sfsm_write = (Bsel(wrlte)) in
let now C_sfsm_addrossod = addrossedB in
lot new_C_sfsm_hlda_ = (BSoI(I hlda_)) in
lot now_C_sfsm__ms = (BSoI(CB ms_in) ) in
let now_C_ofsm_calo_ = (BSel(I_calo_) } in
1st now_C_efmm_lagt_ = (BSolCI_last_in_)) in
let new_C_ofsm_male_ = (BSol(I_malo_in_)) in
lot now_C_efsm_rale_ = (BSel(I_rale_in_)) in
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let new_C ofsm 8rd¥_ = (BSelCl 8rd¥_In_)) in
lot new C ofsm_r•t = (BSel(l_t)) in
(CCState new_Cmfsm_state new_Cmf•msrdy_en new_C_mfsmD new C_mfsm_grant
new C_mf•m_rst new_C_mfsm_bu•y new C_mfmm_writ• new_C_mf•mcrqt_
new_c_mf•m_hold_ new_C_mfsm_lamt_ new_C_mfsmlock new_c_mfmm_s•
now_C_mf•m_invalld now_C_•f•mstate n•w_C_•fsm_D new_C_•f•m_grant
new C_•f•m_r•t now_C_gfgmwrlto new_C_•f•ma4Mirom•od
new_C_•fgm_hlda_ new_C_mfsmk_mB now C_eZmm_stat• now_C_of•m_cale
now_C_of•m_last_ now_C_of•m_malo_ now_C_ofsm_rale new_C_of•m_srdy_
new_Cofsm_rst now_Clock_in_ new C_lamt_in now_C_so _&wC_clkA
now_C_laot_out_ now_C_81dle_dol new_Cmr__dol now_C hold_
now_C_cout_Olodol now_C_cin_2_lo new C_mrdy_dol_
now_C_lad_on•_dol now_Cwrdy now_C_rrdy newCparity now C source
new C data in new_C •izowrbe new__C_iad_out now_C alaO now C a3a2
new C_iad_in new_C_wr)"
);;




let CC_OF = new_definltlon
('CC_0¥',
"! (top _^REP_ty) (s ,cc_state) (e zcc_env) .
CC_0¥ rap • • =
lot c_mfem 8tats = C_mfsm_stateS • and
c_mfsm_erdy_en = C_mfmm_srd¥_onS • and
C_mfmm D = c_mfsm_D8 • and
C mr••__grant = C_mfsm_grantS • and
C mfm__rmt = c_mfmm_rsts •
C_mfsmt3masy - C_mfs__bumyS • and
C_mfmw__write = c_mfs__writes • and
C_mf•m crq__ = C mfsm cr_C_S • and
C_mfsm_hold_ = C_mfam_hold_S • and
c_mfmm_last_ = C_mfmm_lamt_S • and
c_mfam_lock_ = c_mfam_Zock_s • _d
C_mfsm_•m = C_mfsm_ssS • and
C_jmfsm_inv&lld = c mf•m._invalldS • and
C_sfsm_state = c_sfmm_state8 • and
C_mfmm_D = C_mfm__DS • amd
C_•fmm_grant = C_sfmm_grantS • and
C_8Zsm_rst = c_8fmm_rstS • and
C_mfmm_wrlte = C_•fm__write8 • amd
C_•fsm_addremsed = C_mZsnk_addromsedS • and
c_•fsmhlda_ = C_sfmm._hlda_S • and
C_•fsm_ms = c_sf•m_msS • and
C_efsm_mtate = C_efsm_stateS • and
C_efmm_cal•_ : C_ofmm_cnle_S • and
C_efmm_lamt = C_efmm__lamt_B • and
C ofsm_malo - C_efmm%Dmalo_B • and
C efsm_rale_ = C_efmm_ralo_S • and
C_of•m_mr_y_ = C_ofmm_mrdyS • and
C_ofsm_rst = C_efsm_rstS • and
C_lock_in_ = C lock in_S • and
C_last_in_ = C la•t_in_S • and
C_m8 = C_SSS m and
C_clkA = C_clkAS • and
C_lamt_out_ = c_lamt_out S • and
C_81dlo_del = C_sldle_delS • and
C_mrq__del = C mz_c_delS • and
C hold_ = C_hold_S • and
C_cout_O_le_del = C cout_O_le_delS • and
C clzt_2_le = C cin__2_les • and
C_mrdy del_ = C_mzd¥ del_S • and
C_ind_en_m_del = C iad_en_s_delS • and
c_wrdy = C_wrdMS • and
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C_rrdy = c rrdyS • and
C_parity = C_parityS • and
C_•ource = C_•ouEceS • and
C data_in = C_data_inS • and
c_•izewrbe = c_oizewrbeS • and
C_iad_out = C lad_outS • and
C_ala0 = C_ala0S • and
C_a3a2 = C_a3a2S • a_d
C_iad in = C_iad ins • and
C_wr = C_wrS • in
let I_ad_in = I_ad ins • and
I be in_ = I be_in_E • and
I tardy in_ = I mrdy_in_E • and
I_rale_in_ -- I rala_in_E • and
I_mal• in_ = I male_in E • and
I_last_in_ - I_lamt_in_E a and
I tardy_in_ = I_mrdy_in E • and
I_lock = I_lock_E • and
I_cale_ = I_cale_E • and
I_hlda_ = I_hlda_E • and
I_cr__ = I_crqt_E • and
CB_rq_ in = CB_r_c in E • and
CB_ad_in = CB_ad_inE • and
CB mm_in = CB ms ins • and
CB_•m_in = CB_ms_inE • and
Rmt = RmtE • and
clkD = ClkDE • and
Id = IdZ • and
ChaxmelID = ChannelIDE • and
P_uLfailur• = Pmm_failureE • and
Piu_invalid = Piu invalids • and
Ccr -CcrE • and
Reset_error = Reset_err•rE • in
lot new_c_mfmm_mtat• =
((c_mfsm_r•t) => CMI [
(c_mfsm_etate = CMI) =>
((C_mfmw__D /\ -C mfmm_crq__ /\ ~C_mfmm_bu•y /\ -C_mfsm invalid)
=> _ I CMI) l
= C'MIq.] =>
I\ C_mf•m grant I\ C torture_hold_) => CMA3 I CMR) I
= CMA3) => ((c_m.fmm_D) => CMAI I CMA3) I
(c_mf mn_mt at •
( (c_mf•m_D
(C_mf mm_mt at •
(c_mfmm_mtat• = CMAI) =>
((C mfsm D I\ (C_mf•m_ss =
(C mfm__D I\ [C_mfsm_ss =
(c_mfsm_mtate : CMA0) =>
((c_mfmm_D I\ (c_mfmm_=. =
(C_mfm__D /\ (C_mfmm_•s =
(c_mfmm_mtat• = CMA2) =>
[(C_mf•m_D I\ (C_mfmm_s= =
(c_mf=m_D /\ (c_,,,f=m_=m =
(C_mfmm__mtat• = CMD1) =>
((c_mfsm_D /\ {c_mfsm_ss =
(c mfsm_D /\ (c_mfmm__s• =
(c_mf|m_|tate = CMD0) =>
((C_mfmm_D I\ (c_mf•m_s• =
(c_mfsm_D I\ (c_mf•m_•• =
(C_mfmm_D /\ (C_mfmm__•m -
(c_mfsm •tat• = CMW) =>
((C mfem D I\ (C nfem._ms =
(C_mf•m__D I\ (c_mfmm__ms =
*SRDY)) => CMA0 I
*\ABORT)) => CMABT I CMA1) I
*SRDY)) => CMA2 1
*\ABORT)) => CMA2T l CMA0) I
^SRDY)) => CMDI I
^SABORT)) => CMABT I CMA2) I
^SRDY)) => CMD0 l
^\ABORT)) => CMABT l CMD1)
*SRDY) I\ c_mfsm_lamt_) => CMDI
^BRDY) I\ -C mfmm_lamt_) => CMW
^\ABORT)) => CMABT [ CMD0) [
(c_mfsm_D I\ (c_mfmm_ •s =
=> CMA3 I CMW) I
(-c mr••_last ) => CMI I CMABT) in
lot mfsm •abort = (now_C_mf•m_mtat• . CMABT) in
lot _fom_midlo : (now_C_mfmm_mtate : CMI) in
lot mfs_oquomt - (new_C_mfsm state = CMR) in
lot mfsm ma3 = (now_C mfmm_•tate = CMA3) in
lot mfsm,._ma2 = (now_C_mfsm_.stato : CMA2) in
lot mfmm real = (now_C_mfsm_mtato = CMAI) in
lot mfsm_ma0 = (now_C mfsm_stato = CMA0) in
let mfsm_mdl : (now_c_mfmm_•tato : CMDI) in
let mfmm rod0 = (n•w_C •from_•tat• = CMD0) in
*\ABORT) ) => CMABT I
*SACK) /\ c_mfmut_lock_) => CMI
*SRDY) I\ -C_mfsm_lock_ I\ -c_mfmm crq_ )
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lot mfsm iad_en_m =
(((now_C_mfsm_state = CMDI) /\ -C_mfsm_wrlte /\ C_mfsm_srdy_en) %/
((now_C_mfs__stato = CMD0) I\ -C_mfsm_wrlte I\ C_mfsm_srdy ran) \I
((new_C mfsm_stato - CMW) I\ (C mfsm_state = CMD0) I\ -C mfsm wrlte I\
c_mfsm_srdy_on) ) in
let mfsz__m_co%It_sell =
((new_c_mfmm_stat$ = CMA3) \/ (new_C_mfmm_state = CMA2)) in
let mfsmk_m cout_sel0 =
((new_C_ufsm_st&t@ = CMA3} \/ (new C mfsm state - CMAI} \/





(((new_c_mfsmk_mtat@ = CMD0) /\ -C_mfsm last ) \/
(new_C_mfsm_mtatm = CMABT) \/





((new_c__fsm state = CMAI} \/
(now C mfIHA_st:at@ = CMA0) \/
(now_C_mfsm_stato = CMA2) \/
(new_C_mfsm_state = CMD1) \/
((now_C_mfs__state = CMD0) /\ C_mfsm_last_) \/
(now_C_mfsm_st&t@ = C_(W) \/





( (new_C_mfsm_state = CMA3) \/
(new_c_mfsm_state = CMA1) \/
(new_C_mfsm_state = CMA0) \/
(now C mfsm_state - CMA2) \/
(now C_mfsm state n CMDI) V
(now_C mfsm_state = CMD0) V
(new_C_mfsm_stato = CMW) ) ) in
let mfsm_ms = ms210 in
lot mfsm_r__ = (Dow_c_mfJm_gtato : CMI) in
lot mfmm_cgnt_ = (-(n__C_mfm__mtate - _3))
let mfmm_cm_en = (-(new_C_mfs!_mtate = CMI) /\ ~(new C mfm__state : CMR)) in
let mfmm_abort_le_en_ =
(-(now_C_mfmm_state = CMABT) \/ (now_C Jfsm_mtate = CMI)) in
lot mfmm_m_arity = ((now_C_mfsm_state = CMA3) \/
(now_C_mfsm_stato = CMAI) \I
(new C__fs1_state = CMA0) \/
(Dew_CJnfsmLmtate = CMA2) \/
(new_C_mfsm_state = CND1) \/
(new C mfsm_mtate = CMD0) \/
(C_mfsm_state = CMA1) \/
(c_mfs__state = CMA0) V
[C_mfsm state = CMA2) \/
[C_mfsm_mtate = CMD1)) in
lot now_C_sfmm_otate =
((C_mfsm_rmt) => CSI I
(C_sfsm_ot&te = CmI) =>
((C_lflm_D /\ (C_Sflm_S = ^M_TART) /\ -c_sflm_gramt /\
C_m£ -m_a_L_emmod)
=> CSA1 I CSI) I
(C_sfmm_mtate = CSL) =>
((C_sfmm_D /\ (C_sfm__ms = *MSTART) /\ -C_sfsm_grant /\
c_sZ mm_ad4remsed)
=> CSAI I
(C_sfmm_D /\ (C sfs___ = ^MSTART) /\ -C_sfsm_grant /\
-C_mE oE__ad_LTomsod)
=> CnI I
(C__s f m_D / _ (Cmsf m _ = _ORT) ) =) CS_T I CSL) I
(C__m fm[mtate l C_l) =)
((C sfsm_D /\ (C_mfsm_ms = ^MRDY)) -> CSA0 I
(C_sfs__D /\ (C_sfmm_ms = ^MABORT)) :> CSABT i CSAI) I
(C sfsm_stato
( [ C_s f snt_D
(C_sfem D









( (C_s f sm_D
(C sfsm_D
(c_sfsm state
















/\ (c_sfsm_w_ = ^MRDY) /\ -C_sfsm_hlda ) => CSALE I
/\ (C_=£=m_.u= = ^MRDY) /\ C_=f==_hlda_) => CSA0W I
/\ (c_=f=m_..m = ^MABORT)) => CSABT I CSA0) I
= CSAOW) =>
/\ (C_sfsm_ms = ^MRDY) /\-C_sfsm_hlda_) => CSALE I
/\ (c_sfsm_ms = ^MABORT)) => CSABT I CSAOW) I
. CBALB) =>
/\ C_sfsm_write /\ (C_sfsm me = ^MRDY)) => CSDI I
/\ -C greta_write /\ (C_mfsm._mm - ^MRDY)) u> CSRR I
/\ (C_gfsut__ = ^MABORT)) => CSABT I CSALE) T
= CSRR) =>
/\ -(C_sfsm ms = ^MABORT]) => CSD1 I
/\ (C_sfsm_mB = ^MABORT)) => CSABT I CSRR) I
= CSDI) =>
/\ (C_sfsm_ms = ^MRDY)) => CSDO I
/\ (C_8fgHt_ma = ^MABORT)) => CSABT I CSDI) l
= CBDO) =>
/\ (C_sfsm_ms = aMEND)} => CSACK I
/\ (C_sfsm ms = ^MRDY)} => CSDI I
/\ (C 8fsm_ms = ^MABORT)) => CSABT I CSDO) I
= CSACK) =>
/\ (C_sfsm_m= = ^MIcLDY)) => CSL I
/\ (C_sfsm_m_ = *MWAIT)) => CSI I
/\ (C_8fsm__ms = ^MABORT)) => CSABT J CSACK) i
CSI I CSABT) in
((new_C_sfsm_state = CSAOW) \/
((new_C_sfsm state • CSALE) /\ -C_sfsm_write) \/





(-(new_C_sfsm_|tate = CSI) /\
-(now_C_sfsm_state • CSACK} /\





(~(new_C_sfs_t_stato = CSI) /\ -(new_C sfsm_stato = CSABT))) in
let sfsm_ss = ss210 in
let 8fsm_iad_e__s =
( ( (new_C_sfm_t_state = CSALR) /\ -(C_sfsm_mtate = CSALE) ) \/
((now_C sfsm_stato = CBALE) /\ c_gfsm_write) \/
((new_C_mfsm_stato = CSDI) /\ C_sfmm write /\ -(C_sfsm_state = CSRR)) \/
((new_C_mfsm_state = CSDO) /\ C_sfsm write) /\
((new C 8fsm_stato = CSACK) /\ C_sfsm_write)) in
let 8fsm_sidle = (new_C_sfsm_mtate = CSI} in
let sfsm_slock = (new_C sfsm_state = CSL) in
lot sfgm_sal = (now C sfs__stato = CSAI) in
lot sfsm_saO = (new C_sfsn__state = CSAO) in
let sfsm_sale = (now_C_sfsm_stato - CSALE) in
lot sfsm_sdl = (now_C_Jfgm_state = CSDI) in
lot sfgm_sdO = (now_C_sfgm_st&to = CSDO) in
lot 8fsm_sack = (now_C_efsm_stato = CSACK) in
let 8fsm_sabort = (new_C_sfsm_stato = CSABT) in
let sfsm_s cout solo = (new_C_sfsm_state = CSDI) in
let sfgm_sparity = (-(now_C_gfsm_stato = CSI) /\
-(new_C_sfsm_state = CSACK) /\
-(new_C sfsm state - CSABT)) in
let now_C_efsm_stato =
((C e£sm__rst) => CEI I
(c_efsm_stato = CEI) => ((-C_efsm_cale_) => CEE I CEI) I
((-C_efsm_l&st_ /\ -C_efsm_srdy_) \/ -C_efsm_male \/ -C_ofsm rale_)
=> CEI I CEE) in




-> [(BSel{Rst)) => F I BSol(Z_lock_))
I C_lock_Ln_) Ln
let new_C_last_ln_ =
((ASol(Ret) \I (ASeI[CIkD) /\ mfsm mdl] \/ mfsm mabort]
-> ((_el(Rst)) -> F l ABel(Z_last_in ))
l C_last_in_} in
lot D.OW C 81 u
((_s_ort_lo_on_) => _ol(CB_ss_in) I C_88) in
lot now_C_c_ = BSol(Cl_) in
lot mend = ((ASeI(CB ms in] = AMEND], (BSoI(CB_mm An) • ^MEND) T-in
lot mabort = ((ASeI(CB_ms in) n *MABORT), (BSol(CB_ms_in) - *MABORT)) in
lot last_out ins = |fsm_gal in
lot last_out_inR = (BSol(ClkD) /\ (BSol(mend) \I BSel(mabort))) in
lot now_C last out =
((last out InS \/ last out_i_R)
=> ([la0t_o_t_inS /\ -last_out_i_R) => T I
(-last_out InS /\ lagt_out_i_R) -> F J
(-last_out_inS 1\ -laat_out_inR) 8> p I ARB)
a C_last_out_) in
lot now_C_sidlo_del = sfgm_sidle in
lot now C_m_ dol = mfgm_mroquost in
lot now_C_hold_ =
((BSoI(ClkD)) n> slam_sidle I C hold ) in
lot now_C_wr -
((-BSol(I_calo_)) => (ELEMXNT (BSol(I_ad_in)) (27)) I C_wr) in
lot mfmm_cin_4_ioB = (C_alkA /\ mfmm_sa0) in
lot now C sisowrbo =
((BSel(Rst)) n> WORDN 9 0 1
(mfsm cin_4_IoB) => (8UBARRAY C data_in (31,22))
J C_sizowrbo) In
lot write =
( ((mf.m_cm_en) => C_wr I (ELEMENT C_gizowrbo (5)) ),
( (mfsm craven) => new_C_wr I (ELEMENT now_C_sisowrbo (5)) ) ) in
lot .r_ = ((ASol(CB_os_in) = ^SRDY), (BSel(CB_ss_in) = ^SRDY)) in
lot dfsm_master =
([mfsm__3 \I mfsm_ma2 \I mfsm_mal \I mfsm_ma0 \I mfsm_mal _I
mf mm_ma0),
(mfsm_ma3 V mfsm_ma2 \/ mfsm_mal \/ mfsl__ma0 \/ mfsm_mdl \/
mfsm_adO) ) in
lot dfom_slave =
((-sfsm 8idlo I\ -sfsm_slock), (-sfsm_sldlo I\ -sfsm slock)) in
lot dfsm_cln_0 lob =
(BSel (ClkD) /\
( (mfsn__md0 /\ BSol(sr_) /\ ~BSol(writo) ] \/
sEsm._oaO \/
(sfsm sd0 /\ BSol(write)))) in
lot; dfsm_cln_l_leB = (BSeI(ClkD) /\
((mfont_ndl /\ BSel(srdy) I\ -BSol(writo)) \1
s f sl_.s&l \/
(sfsm__sdl /\ BSel(writo) ) ) ) in
lot dfsm_cln_3_loB = (BSol(ClkD) /\ (sfsm_sidlo \/ sfsm_slock)) in
lot dfsm_cout 0_lob =
(BSol(I calo_) \/
(BSel(I_srdy_In_) /\ -BSel(writo) ) \/
(mfsm_ma0 /\ BSol(srdy) /\ BSol(wrlte) /\ BSol(ClkD)) \/
(mfsm_md0 /\ BSel(sr_y) /\ BSel(writo) /\ BSol(ClkD))) in
lot dfmm cou_ 1_lea = (C_clkA /\ sfs__adl) in
lot dfsm_cad_on_ =




(ABel(write) /\ (mfsm_mdl _/ mfs__md0)) \/
(-ASel(wrtte) /\ (sfs__sdl \/ sfsm_sd0)))),




(BSel(wri_o) /\ (mfsm mdl \/ mfsm_md0)) \/
(-BSol(writo) /\ (sfsm sdl \/ sfsm sd0))))) in
lot dfsm_male_ =
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((-(mfont_oalo I\ -(VAL 1 (SUBARRAY c_sizewrbe (1,0)) = 3) I\ C_clkA)),
(-(sfmm_oalo /\ ~(VAL 1 (SUBARRAY now_C_sizewrbo (i,0)) -3) I\ c_clkA)))
in
lot dfmm__ralo_ =
((-(afore_male I\ (VAL I (SUBARRAY c_mizowrbe (i,0)) = 3) I\ C_clkA)),
(-(refrain_male /\ (VAL 1 (SUBARRAY new_C_.izowrbe (I,0)) z 3) I\ C_clkA)))
in
let dfsm_mrdyB_ =
(-((-BSol(writo) I\ BSoI(CIkD) I\ (sEem_sale \I sfsm sdl)) \/
(-BSol(writo) I\ C_clkA 1\ sfJm_sack) \/
(BSel(writo) /\ BSoI(CIkD) I\ sfs1_sd0))) in -
let now_C_cout_0_io_del = dfmm cout_0_leB in
let now_C_cin_2_le - dfmm_cin_0_leB in
let now_C_mrdy, dol = dfsm mrdyB_ in
let now_C_iad_on_8_dol = ((BSeI(CIkD)) => sfsm_iad_en_s I C_iad_en 8 del) in
let now_C_wrdy = (BSo1(mrdy) /\ BSel(write) /\ mfmm mdl /\ BSoI(ClkD)) in
let now_C_rrdy = (BSol(mrdy) /\ -BSel(writo) /\ mfom md0 /\ BSel(ClkD)) in
lot pe_cntB = (BSoI(CIkD) /\
(-(mfmm mparity = mfom _arity) \/
((SUBARRAY (BSel(CB_sm_in)) (1,0)) = WORDN 1 0))) in
lot parity_InS -
((Par_Dot rep (BSol(CB_ad_in))) /\ BSoI(ClkD) I\ po_cntB) in
lot parity_inR = (Bsel (Rmt) \/ BSol (Reset_error)) in
lot new_C parity =
( (parity_inS \I parity_InR)
=> ((parity_inS /\ -parity_inR) => T I
(-parlty_inS /\ parlty_inR) => F l
(-parlty_inS I\ -parlty_inR) u> F I ARB)
N C_parity) in
lot now_C source m
((BSel(Rst)) => WORDN 15 0 J





((BSol(Rst)) => WORDN 15 0 l
(dr mm_cln_l_leB)
=> (Par_Dec top (Bsel(CB_ad_in)) )





((BSeI(Rst)) => WORDN 15 0 I
(dr mm_cin_0_leB )
=> (Par_Dec rep (BSeI(CB_ad in)))
J (SUBAR/tAY C_data_in (15,0)))) in
lot now_C_data_in - d431_0 in
lot now_C_iad_out = (C_cin_@_le -> c_data_in I C_iad_out) in
let cout_l_ioA =
( (dfmm__cout_l lea /\ -ASel(dfmnt_mamtor) ) \/
(ASol(dfmm_mamtor) I\ C_cout_0_io dol) ) in
lot now_C_ala0 = (cout_l_ioA => C_iad_in I C_ala0) in
lot now_C_a3a2 = (mfsm mroquost => (ASel(Ccr)) I C_a3a2) in
lot now_C_iad_in- (dfmm__cout_0_IoB => (Bsol(I_ad_in)) I C_lad_in) in
let grantB =
((((SUBARRAY (BSeI(Id)) (I,0)) = WORDN 1 0) I\
-(ELEMENT (BSel(CB_rqt_in_)) CO)) ) \/
(((SUBARRAY (BSol(Id)) (i,0}) = WORDN 1 i) I\
-(E_ (BSol(CB_rqt_in_)) (0)) /\
(ELEMENT (BSol(CB_rqt_in_)) (I)) ) \I
(((SUBARRAY (BSol(Id)) (I,0)) = WORDN 1 2) /\
-(ELEMZNT (BSo1(CB_rqt_in_)) (0)) I\
(ELEMXNT (BSol(CB_rqt_in_)) (1)) /\
(ELEMENT (BSel(CB_rC/C_in_)) (2)) ) \/
(((SUBARRAY (BSel(Id)) (i,0)) z WORDN 1 3) I\
-(ELEMENT (BSol(CB_rqC_in_)) (0)) /\
(ELEMENT (BSoI(CB rqt_in_)) (I)) I\
(ELEMENT (BSel(CB_rQt_in_)) (2)) I\
(ELEMZNT (BSel(CB_rQC_in_)) (3)))) in
let busyB = (-((SUBARRAY (BSol(CB_rqt_in_)) (3,1)) = (WORDN 2 7))) in
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let addressecIB = (BSel(Id) = (SUBARRAY mew_C source (15,10))) in
lot now_C_mfs__srdy_en = ofsm Jrd¥_en in
let now_C mfsm_D = (BSel(ClkD)) in
let now C mfs__grant = gr_tB in
let now_C_mfsm rst = (BSeI(Rst)) in
let now_C_mfsm_busy = busyB in
let now_C_mfsm_write = (BSol(wrlto)) in
lot now_C_mfsm_cr__ = (BSol(I_cr__)) in
lot now_C_mfsm_hold_ = C_hold_ in
let new_C_mfsm_last_ = now C last_in_ in
lot new_C_mfsm_lock_ - new_C_lock_in_ in -_
let new_C_mfsm ss = (Bsol(CB_ss_in)) in
lot new_C_mfmm_invalld - (BSel(Piu_Inval_d)) An
let new C sfsm_D = (BSel(CIkD)) in
lot now_C_sfsm_grant = grantB in
lot new_C sfmm_rst = (BSsl(Rst)) in
let new_C_gfsm_write = (Beef(write)) in
lot now_C_sfsm_addrossod = addressedB in
lot now C sfsm hlda_ = (BSel(I_hlda_)) in
lot now_C_sfsm_ms = (BSel(CB_mI_in)) in
lot now_C_efsm_calo_ = (BBol(I calo_) ) in
let new_C_efmm_lamt_ = (BSel(I_last_in)) in
let new_C_efmm_male_ = (BSel(I_malo in_)) in
let now_C_ofsm_ralo_ = (BSel(I_ralo_in_)) in
let now_C_efs__srdy_ = (BSelCI_srdy_in_)) An
let now_C_ofsnt_rst = (Bsel(Rst)) An
lot I_cgnt_ = (mfsm_cgnt_, else_cent_) in
lot I_atrdy_out_ =
( ((-ABel(I_hld&_) } 8> (WIRE C_mrdy_dol_) I Z),
((-BSel(I_hlda_)) => (WIRE C mrdy_dol ) I Z)) in
let I_hold_ = (C_hold_, c_hold_) in
lot I_ralo_out_ =
( ((-ASol(I_hlda_)) => WIRE (ASel(dfsm_ralo_)) Z) ,
((-BSel(I_hlda_)) => WIRE (BSol(d£sm_ralo_)) Z) ) in
let I_male_out_ =
(((-ASel(I_hlda_)) => WIRE (ASel(dfsm_male_)) Z),
((-BSel(I_hlda_)) => WIRE (BSel(dfsm_male_)) Z) ) in
let I last out =
( ((-ASel(I_hl_) ) => (WIRE C_last_out_) I Z),
((-BSel(I_hl¢1&_)) => (WIRE mew_C_lamt_out_) J Z)) in
let I_srdy_out_ =
( ((-ASel(I_cale_) \/ sZsm_srdy_sn) =>
(WIRE -(C wrdy \/ C_rrdy \/ mfsm_mabort)) I Z),
((-BSel(I_cale_) \/ efsm_srdy_en) =>
(WIRE -(C_wrdy \/ C_rrd¥ \/ mfsm_mabort)) [ Z)) in
let iad_en = (mfsm._imd en_m \/ 8fmm_iad_en_s \/ C_lad_en_s_del) in
let I_ad_out = ( (iad_en => (BUSN new_c_ied_out) J Offn),
(iad_en => (BUSN new_C lad out) I Offn)) in
let I be_ollt =
(((-ASel(I_hlda_)) => (BUSN (SUBARRAY C_sizewrbe (9,6))) I Offn),
((-BSel(I_hlda_)) => (BUSN (SUBARRAY new__C 81zewrbe (9,6)) )
let CB r__out_ = (mfs__rqt_, mfsm_r__) An
let real_0 = (MALTER
ARBN
(1,0)
(SUaARRAY else_ms (1,0)) ) in
let ma2_0 = (ALTER
real 0
(2)
((ILlniENT else_ms (2)) /\
-ABsl(l_mn_failure) /\ -ABel(Piu_invalid) ) ) in
let mbl_0 - (MALTER
ARRN
(1,o)
(SUBARRAY mfsm ms (i,0))) in
let rob2_0 = (ALTER
rib10
(2)
( (ELEMINT mfs__--- (2)) /\
-BSel(_ailure) /\ -BSel (Piu invalid) ) ) in
let CB ms_out = (me2_0, rob2_0) in
I Offn)) in
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let eel 0 = (MALTER
ARBN
(1,0)
(SUBARRAY sfsm_ss (1,0))} in
let sa2_0 = (ALTER
sal_0
(2)
[(ELEMXNT sfsm ss (2)) I\
-ASel (Pm__failure) / \ -ASel (Piu_invalid)) ) in
let sbl_0 = (MALTER
ARBN
(1,o)
(SUBARRAY sfsm_ss (1,0))) in
let sb2_0 -- (ALTER
sbl_0
(2)
( (ELEMENT sfsm_ss (2)) /\
-Bsel (Pmm_failure) /\ -BSel(Piu_invalid) ) ) in
let cB_ss_out = (sa2_0, sb2_0) in
let cout_s@l =
((sfsm_md0 \/ sfsm_mdl) =>
(let cs0 = (ALTER ARBN 0 sfsm_s_cout_sel0) in
ALTER cs0 1 F) I
(let cs0 = (ALTER ARBN 0 mfsm_m cout eel0) in
ALTER cs0 1 (mfsm_m_cout_sell)) ) in
let CB ad_out =
(((-ASel(dfsm cad_en_))
=> (BUSN
((cout_sel = WORDN 1 0) =>
(Par Enc rep (SUBARRAY new_C_ala0 (IS,0))) l
(cout_sel = WORDN 1 i) =>
(Par Eric rep (SUBARRAY new_C ale0 (31,16))) l
(cout_sel _ WORDN 1 2) =>
(Par_Eric rep (SUBARRAY new C_a3a2 (15,0)) )
I (Par_Enc rep (SUBARRAY nsw_C_a3a2 (31,16)})))
I Offn),
( ( -BSel (dr sm_cad_en_) )
=> (BUSN
((cout_sel = WORDN 1 0) =>
(Par_Eric rep (SUBARRA¥ new_C_ala0 (15,0)) ) I
(cout_sel = WORDN 1 i) =>
(Par Eric rep (SUBARRAY new C_ala0 (31,16))) I
(cout_sel = WORDN 1 2} =>
(P&r_Enc rep (SUBARRA¥ new_C_a3a2 (IS,0)) )
(Par_Enc rep (SUBARRAY new_C_a3a2 (31,16)))))
I Offn) ) in
let C_ss_out - (C_ms, new_C_ms) in
let Disable_writes =
((ASel(dfsR_slave) /\
-(ELEMENT (SUBARRAY C_source (9,6)) (VAL 1 (ASel(ChannelID))))),
(BSel (dr sm_slave) /\
-(ELEMENT (SUBARRAY new_C_source (9,6)) (VAL 1 (BSel(Cha_nelID)})))) in
let CB_parity = (C_parity, new_C_parlty) in
(CCOut I_cgnt_ I_mrdy_out_ I_hold_ I_rale_out I_male out_ I_last_out_
I srdy_out_ I_&d out I_beout CB_rqt_out_ CB ran_out CB_ss_out
CB_ed_out C_ms_out Disable_wrltes CB_parity)"
);s
let CC OF REW = s&ve_thm
( 'CC_OF_REW ',
(PURE_ONCE_REWRITH_RULE [ASel;BSel] CC_OF)
let CC_Exec - new_definition
( ' CC_Exec ',
". (cci zCCI} (m ztimeC->cc_mtate) (e ztimeC->cc @nv) (p _timeC->cc_out)
(t ztimeC) .
CC Exec cci s • p t = T"
);;
let CC_PreC = new_definition
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('CC_ProC',
"! (col :CCI) (8 :tJ.moC->cc_stata)
(t : tim•c)
CC_ProC cci • • p t = T"
);;
(• _timoC->cc any) (p :timec-_cc_out)
let CC_PostC = n•w_definition
('CC_PostC',
"! (rap :^REP_ty) (cci :CCI) (8 :timec->cc_stat•) (• ztimeC->cc_env)
(p :tlmeC->cc out) (t :tlmeC)
CC_PomtC rap ccl• • p t = --
(s (t+l) - CC_NSF rap (s t) (0 t)) I\
(p t = CC_OP rap (m t) (0 t))"
);a
let cc_Correct = new dofinltion
('CC_Corroct',
"! (rap zaREP_ty) (col :CCI) (• :tim•C->cc_stato) (• ztimec->cc_env)
(p :timec->cc_out) (t :timeC)
CO_Correct rap col • • p t =
CC_Ex•c cci • • p t /\
CC_PreC ¢ci • • p t
mR>
CC_PomtC rap cci • • p t"
);;
let CO•at_Correct = now_definltion
('CO•or_Correct',
"1 (r•p :*REP_ty) (s stimeC->cc •tat•) (• :tlmeC->cc any) (p :timeC->cc_out).




This section contains the theories saux_def, sblock_def, sclock_def, defining the SU-Cont design.
Yll•_ e&ux_dof.ml
Authors (c) D.A. Fura 1992-93
Dat•: 1 March 1993
................................................................................
set_flag ('timing', tru•);;
eet_eoarch__Dath (mearch__path{) @ ['/homelolvlm61dfuralftoplpiu/hol/lib/';
'lhomelelvlm61dfuralhollml/'
])al















's_state = SCState sfsI__ty heel heel bool boo1 bool heel bool
wordn wordn heel heel bool boo1 bool heel bool
heel bool heel';;




"S_fsm_stateS (SCStat@ S_fsm_stat@ S_fsm_rst S_fsm_delay6 S_fsm dslayl7
S_fsm_bothbad S_fsm_bypass S mort shot S_soft_shot_del
S_soft_cnt s_delay S_instart S_ba¢__cpu0 S_bed_cpul
S_reset cpu0 S_reset_cpul S cpu bist S_pmm_fail
S cpu0_fail S cpul_fall S_piu_fail)
= S_fsm_state"/;




"S_fsm_rstS (SCState s_fsm_state S_fsm rst S_fs__delay6 S_fsm_delayl7
S_fsm_bothbad slam_bypass S_moft_shot S_soft_shot_del
S_soft_cnt S delay S_instart s_bad_c_u0 S_badcpul
S_reset_cpu0 S_reset_cpul S_cpu_bist S_Dmmfail
S_cpu0_fail S cpul_fall S_piu fail)
= S_fsm_rst"_;




#S fsm_delay6S (SCState S fsm_stat$ S fsm_rst S_fsm_delay6 S fsm_deleyl7
S_fs_t_bothbad S_fsm_bypass S soft shot S soft shot_del
S_soft_cnt s delay S_instart S_bad_cpu0 S_bad_cpul
S_reset cpu0 S reset_cpul S_cpu bimt S_D_mLfail
S_cpu0_fail S_cpul_fall S_piufail)
= S_fsm_delay6"j;




"S_fsm delayl7S {SCState S fsm_state S_fsm__rst S_fsm_delay6 S_fs__delayl7
S_fsm_both_ad S_fsm_bypass S_moft_shot S_soft_shotdel
S_soft_cnt S_delay S instart S_bad cpu0 S bad_c_l
S_reset_cpu0 S_remet_cpul S_cpu_bist S_pw_t_fail
S_cpu0_fall S cpul_fail S_.piu_fail)
= S_fsm_dalayl7"1;




-S_fem_bothbadS (SCStat@ S_fsm state S_fsm__rst S fsm delay6 S_fsm_delayl7
S fsm__bothbad S fsm_bypass S soft shot S soft shot_d@l
S soft cnt S delay S_instart S_bed_cpu0 S_bad_cpul
S_reset_cpu0 S reset_cpul S_cpu_bimt S__p_fail
S_cpu0_fail S_cpul_fail S_piu_fail)
= S_fsm_bothbadm;_




' S_f s=_bypas sS '
"S_fsm_bypassS (SCStats s_fsm_state S_fsm_rst S_fsm_delay6 S_fsm_delayl7
S fsm_both_ad S_fsm_bypass S_soft_shot S_8oft shot del
S_soft_cnt S_delay S_instart S_bad cpu0 s_bad_cpul
S_reset_cpu0 S reset_cpul S_cpu_blst S__Dmm_fall
S_cpuO_fail S_cpul_fail S_.piu_fail)
= s_fsm_bypas8"; ;




"S_soft_shots {SCState S fern_state S_fsm_rst S_fsm delay6 S_fsm_delayl7
S_fsm_bothbad S_fsm_bypass S soft_shot S_soft_shot_del
S_moft_cnt S_delay S_instart S bad_cpu0 s_bad_cpul
S_reset_cpu0 S rsset_cpul S_cpu_bist S_pmi__fail
S_cpu0_fail S_c_ul_fail S_plu_fail)
= S_soft_shot'; ;
let S_8oft_shot delS = new recursive definltlon
false
8_otate
' S_sof t shot_delS '
"S soft_shot dais [SCState S_fsm_state S_fsm_rst S_fsm_delay6 8_fsm_delayl7
S_fsm_bothbad S_fsnt_bypass S_soft shot S 8oft_shot_del
S_soft cnt S_delay S_inetart S_bad_cpu0 S bad_cpul
S_reset_c_u0 S reset cpul S_cpu_bist S pEa_fail
S_cpu0_fail S c_ul fall S_piu_fail)
= S_soft_shot_de1"; ;
let S_soft_cntS : new_recursive deflnition
false
s_state
' S_SOf t_Cnt S '
"S_soft_cntS (SCState S_fsm_state S fsm_rst S fern_delay6 S_fsm_delayl7
s_fsnt_bothbad s_fsm_h_,pass s_soft_shot S soft shot_del
S_soft_cnt S delay S instart S__ad_cpu0 S_bad_cpul
S_reset_cpu0 8_reset_cpul S_cpu_bist S_pmm fail
S_cpuO_fail S_cpul_fail S_piu_fail)
= S_soft_cnt'; ;




"S_delayS (SCStats S_fsm_state S_fsm_rst S_fsm_delay6 8_fsm_delayl7
S_fsm_both_ad Smfsm_by_ass S soft_shot S_moft_shot_del
S_soft cnt S_delay S instart S_bad_cpu0 S_bad_cpul
S reset cpu0 8 reset cpul S_cpu_bist S_.pmm_fail
S_cpu0_fail S cpul_fall S_piu_fail)
= S_delay"; ;
let S_instartS = new_recursivs_definltion
false
s_state
' s_inst arts '
"S instartS (SCState S_fsm_state 8_fsm_rst S_fsm_deley6 S_fsm_deleyl7
S_fsm_bothbad S_fsm,__ass S_softshot 8_soft_shot_del
S_soft cnt S_delay S instart S_bad cpu0 s_bad_cpul
8 reset c_u0 S reset cDul S_cpu_bist S_/_m__fail
S_cpu0_fall S_cpul_fall S__piu_fail)
= S_instart"; ;




"S_bad_cpu0S (SCStats 8_fs__mtete S_fm__rst S_fsm_delay6 S_fsm_delayl7
S_fsgt_bothbad S_fm__bypass S_soft_shot S_soft shot_del
S_soft_c_t S_delay S_Instart S_bad_cl)u0 s bad_cl_ul
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S_resat_cpu0 S_reset_cpul S_cpu_bist S__pm_t_fail
S_cpu0 fail S_cpul_fall S_piu_fail)
. S_bad_cpu0"; ;




"S_bad_cpulS (SCState S_fsm_state S_fsm_rat S fsm delay6 S_fsm delayl7
S_fsm_bothbad S_fsm_bypass S_soft_shot S_soft_ahot_dal
S_soft_cnt S_delay S_inatart s_bad_cpu0 S 15&d_cpul
S_reset_cpu0 S_reset_cpul S_cpu_bist S__D--n_fail
S_cpu0_fail S_cpul fail S_piu_fail)
= S_bad_cpul"; ;
let S_reset_cpu0S = new_recurslve_daflnition
false
s_state
, S_res et_cpu0S '
-S_resat_cpu0S (SCState S_fsm_state S_fant_rst S_fsm_delay6 S_fsm_delayl7
S_fs__bothbad S_fsm_bypass S_soft_shot S soft_shot_del
S_soft_cnt S_delay S instart S_bad cI_I0 S bad_cpul
S_reset_cpu0 S_reaet_cpul S_cpu_bist S_fail
S_cpu0_fail S_cpul_fail S__Diu_feil)
= S_reset_cpu0"; ;




-S_reset cpulS (SCState S_fsm_stete S_fam_rst S_fsm_dalay6 S fsm_delayl7
S_fem__bothbad S fern_bypass S soft_shot S_soft_shot_del
S_soft_cnt s_delay S_instart S_bad_cpu0 S_bad_cpul
S_resat_cpu0 S_raset_cpul S_cpu bast S_jpmm fell
S_cpu0_fail S_cpul_fail S_piu fail)
-- S_reset_cpul"; ;




"S cpu_biatS (SCState S fern_state S_fsm_rst S_fsm_delay6 S_fsm_delayl7
S_fam_bothbad S_fsm_bypass S soft_shot S_soft_shot_del
S_soft_cnt S delay S_inetart S bad_cpu0 S bad_cpul
S reset_cpu0 S reset cpul S_cpu blst S_.pmm_fail
S_cpu0_fail S_cpul_fall S_piu_fail)
= S_cpu_bist"; ;
let s_pmm_failS = naw_recursive_defin_tion
false
s_state
' s_pmm_f ailS '
-s_pmm_failS (SCState S_fsm_state S_fsm_rst S_fam_delay6 S fern_delay17
S_fsn__bothbad S_fsm bypass S_soft_shot S_moft_shot del
S_soft cnt S_delay S_instart S_bad_cpu0 S_b&d_cpul
S_reset_cpu0 S reset_cpul S_cpu_biat S_pn_%_fail
S_cpu0_fail S_cpul_fail S_Diu_fail)
= S_pmm_fail"; ;




"S cpu0 fails (SCStato S_fsm_stata S_fmm_rmt S_fsm_dolay6 S_fs__delayl7
S_fam_k._thbad S from bypass S soft_shot S soft mhot_dol
S_soft cnt B_delay S instart S_bed cpu0 S bad_cpul
S_reset_cpu0 S_reeet c3n11 S_cpu_bist S_j_mm_fail
S_cpu0 fail S cpul_fail S_piu_fail)
-- s_cpu0 fail"; ;





uS_cpul_failS (SCState S_fem •tats s_f•m_r•t S_f•m_delay6 S_f•m delayl7
S_f•m_bothbad 8_f•m_bypaee S_•oft_•hot S_soft_ehot_del
S_soft_cnt S_delay S_instart S bad cpu0 S bad_cpul
S_re•et_c3nz0 S_re•et_cpul S_cpu_bi•t S_fail
S_c3nl0_fail S_¢pul_fail S_piu_fail}
- S_cpul_fail"; ;




"S_/)iu_failS (SCState S_f•m state S_fem r•t S_fmm_dslay6 S_fem delayl7
S_fmm._bothbad S_fsm bypa•• S_eoft shot S_•oft mhot_del
S_moft_cnt S_delay S_instart S_bad_cpu0 S_bad cpul




prove_cames_thm (prove_induction_thm •_•tats) ; ;
let State_Selector•_Work = prove_thm
( ' State_Selector• Work ',
"I •,s_state .
s = (aCetate (S_fsm_mtateS s) (S_fegt_rmtS •) (S_fem__dslay6S e)
(S_fsm_delaylTS m) (S_fmut_hothbadS s) (S_fs__hy_a•mS •)
(S_eoft_•hotS e) (S_moft_shot_delS s) (s_•oft_cntS •)
(S_delayS s) (S_inmtartS m) (S bad_c_u0S m) (S_bad_c3_iS m)
(S_reset_c3nt0S m) (S_remet_c3)ulS m) (S_cpu biers m)
(S_pmm_failS •) (S_c3)u0_failS m) (S_cpul_failS e)
(s_jpiu fails m))",
GEN TAC
THEN 8TRUCT_CASES_TAC (8PEC "s:•_state" State_CASES)
THXN REWRITE_TAC [S_fsm_ntateS; S_fe__rstS; 8_fsHt_delay6S; 8_f•m_delaylTS;
S_fsm hothbad8; S_fem_)=_t_assS; S_•oft_ehotS;
S •oft_•hot delS; S_soft_cntS; s_delayS; S_inltart_;
S_bad_opu0S/ S_bad_c1_11S; S_remet_cpu0S; S_rsmet_c3)ulS;




Define abstract data type for the environment.
................................................................................
let s_env -
de f ins_type ' s_env •
's_snv - SCEnv heel#heel heel#heel heel#heel heel#boo1 beef#boo1
heel#heel heel#boo1' ; ;




"Rate (SCEnv R•t Bypa•s Test Gcrh Gcrl Failure0_ Failurel_)
m Rat"; ,'
let Bypa•sE - nsw_recursive_deflnition
false
• env
' Bypa• •E '
"Bypae•E (SCEnv Rat Bypass Test Ocrh Gcrl 7dilute0_ Failurel_)
: Byl)aS•"; ;




"Taste (SCEnv Rat Bypa•s Test Gcrh Gcrl Failure0_ Failurel_)
=: Timt'; ;
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"GcrhE (SCEnv Rst Bypams Test Gcrh Gcrl Failure0_ Failursl_)
= Gcrh"; ;




"GcrlE (SCEnv Rat Bypass Test Gcrh Gcrl Failure0_ Pailursl )
= Gcrl" ; ;




"Failure0_E (sCEnv RIt Bypass Test Gcrh Gcrl Failure0_ Failurol_)
= Failure0 ";;




"Failurol_E (SCEnv Rmt Bypass Tolt Gcrh @crl Failure0 Failure1_)
= Failursl_"; ;
let Env CASES =
provo_camem_thm (prove induction thm s_snv) ; ;
let Env Selectors_Work = prove_thm
(, Env_Solectorm_Work ',
"| a* l_anv •
• u (SCEnv (RITE e) (ByptlsE e) (TeltU e) (GcrhE e) (GcrlE e) (Failure0_E e)
(Failurel_E e) ) ",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "azl_env" Env_CASES)








'I_out = SCOut wordn#wordn beef#heel beef#heel beef#boo1 heel#heel
beef#boo1 heel#boo1 heel#boo1 heel#boo1 heel#heel
heel#heel '; ;




"S stataO (SCOut S_state Reset_cport Diaable_int Remet__Diu Ralet c1_u0
Remit cpul ClTu_bist Piu_fail Cpu0_fail Cpul fail Pwst_fail)
= S_state";;




"Remot_cport0 (SCOut S_mtate Remet_cport Dimable_int Romot__piu Reset_cpu0
Roset_cpul Cpu bimt Piu_fail Cpu0_fail Cpul_fail Pmm f&il)
= Remot_cport";;





"Disable_intO (SCOut S_state Reset_cport Disablo_int Reset_Diu Reset_cpu0
Reset_cpul Cpu_bist Piu_fail Cpu0_fall Cpu1_fail P__fail)
= Disable_int-;;




"Rasot__piuo (SCOut S_stato Resot_cport Disablo_int Resot_piu Rosot_cpu0
Reset_cpul Cp___bist Piu_fall Cpu0fall Cpul_fail_fail)
= Reset Diu";;




"Reset_cpu00 (SCOut S_state Reset_cport Disable int Reset__piu Reset_cpu0
Rssst_cpul Cpublst Piu_fall Cpu0_fall Cpul_fall Pwl_fail)
= Resot_cpu0";;




"Rosot_cpulO (SCOut S_state Resot_cport Disablo_int Resot_piu Rosot_cpu0
Rosot_cpul Cpu_bist Piu_fall Cpu0_fail Cpul_fail Pmm_fail)
= Rosot_c_ul";;




"Cpu bistO (SCOut S_state Reset_cport DimablI_Int Reset piu Reset_cpu0
Reslt_cpul Cpu_bist Piu_fall Cpu0_fail Cpul_fail P__fail)
= Cpu_bist"I;




"Piu_failO (SCOut S state Rosot_cport Disablo__nt Reset_.piu Rosot_cpu0
Rosot_cpul Cpu_blst Piu_fall Cpu0_fall Cpul_fall P--n_fail)
= Piu_fail";1




#Cpu0_failO (SCOUt S_stato Rosot_cport Disablo_int Roset__Diu Ramot_cpu0
Rosot_cpul Cpu_bist Piu_fall Cpu0_fail Cpulfail P_n_fail)
= Cpu0_fai1";;




#Cpul_failo (SCOUt S_stato Resot_cport Disable Int Roset___iu Rosot_cpu0
Romot_cpul Cpu blmt Piu_fail C_u0_fall C_nll_fail PlY_fail)
u Cl_ul_fail"pl




"PE___failO (SCOut S_mtato Rosot_cport Disable__nt Romot__piu Rosat_cpu0





let Out_SelectorsWork = provm_thm
_,Out_Solectors_Work s ,
R! p:8_out .
p = (SCOut (S_mtateO p) (Rosot_cportO p) (Dimablo_intO p) (Romot_DiuO p)
(Reset_cpu00 p) (Homer cpulO p) (Cpu_bistO p) (Piu_failO p)
(Cpu0_failO p) (Cpul_failO p) (Pun failO p))",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC -p:m_out" OUt_CASES)
THEN REWRITE_TAC [S_mtateO; Ramet_cportO; DimabliintO; Remat_piuO;
Rosot_cpu00; Reset cpulO; Cpu_bistO; Piu_failO;
Cpu0_failO; Cpul failO; P_m failO] -
);;
close_theory ( ) ; ;
96................................................................................
File: sblock_dof.ml
Author: (c) D.A. Furs 1992-93
Date: 4 March 1993
This file contains the ml mourca for the gate-level specification of the
startup controller of the FTEP PIU, an ASIC developed by the Embedded
Procomming Laboratory, Boeing High Technology Canter.










map load_parent [,gatem defl,;,latchem_dof';'ffs_def';'countorm_dof't
,piuaux_def';'wordn_def']t;
let Scnt_In_GATE - new_definltion
('Scnt In_GATE',
"! (gcrh gcrl molt_shot_enD moft_cnt_inL :time->bool#bool)
Scnt In GATE gcrh gcrl soft_shot_enD soft_cnt_inL =
! t:tlme .
(soft mhot_i_D t = (((-ASel(gcrh t)) /\ ASel(gcrl t)),
((-BSel(gcrh t)) I\ BSel(gcrl t)))) /\
(moft_cnt_inL t = (((-ASel(gcrh t]) /\ -ASel(gcrl t)),
((-BSol(gcrh t)) 1\ -BSol(gcrl t))))"
)l;
let Scnt_InI_GATE - new_deflnition
('Scnt_InI_GATE',
"1 (soft_ghot_outQ 8oft_ghot_dol_outQ soft_cnt_inU :time->heel%heel)




((_el(moft_ehot_outO t) /\ (-_ol(soft_mhot dol outQ t))),
(BSel(soft_shot outQ t) /\ [-BSel(soft_shot_del_outQ t))))"
};;
let Delay_In_GATE = now_definltion
('Delay_In_GATE', -
N! (ecpustart reset_ant delay_inR .tlmo->bool#bool)
(delay ztimo->wordn#wordn) .
Delayln_GATE scpustart delay reset_ant delay_inR -
! t=time .
dalay_inR t = ((ASel(reset_cnt t) \/
{ASel(ecl_uetart t) /\ (ELEMENT (ASel(delay t)) (6)))),
(BSel(rsset_cnt t) \/
(BSel(ecpustart t) /\ (ELEMENT (BSol(delay t)) (6)))])"
);;
let Muxas_GATE - now_definition
('Muxes_GATE',
"! (test in0tart_inD deleyl7 stime->bool#bool)
(delay :time->wordn#wordn) .
Muxee_GATE delay test instartinD dolayl7 =
Itztimo .
(instert inD t -
(((ASel(tost t)) -> ELEMENT
I ELEMENT
((BSel(temt t)) -> ELEMENT
I ELEMENT
(delayl7 t =
(((ASol(teet t)) a> ELEMZNT
I ELEMENT











lot Dis_Int_Out_GATE = new_deflnition
('Dis_int_Out_GATE ° ,
#! (instart normal disable_int_in disable int out =timo->bool#bool)
(delay .timo->wordn#wordn) .




(-ASal(normal t) \/ -(ELZMENT (ASol(delay t)) (6))) I\
ASel(disable_int_in t)),
(-BSel(Instart t) I\
(-Beef(normal t) \/ -(ELBMENT (BSel(delay t)) (6))) /\
BSol(dieable_int_in t))))"
}_;
let Bed_Cpu_In_GATE = now_definltion
( 'Bad_C_u_In_GATE ',
"! (normal operation cpu0_fail cpul_fail begin =time->heel#heel)
(bad cpu0_InS bad_cpu0_inR bad_cpu0_i_E ttime->beef%heel)
(bad__gul_inS bad_epul_InR bad_apul_inE ttlmo->bool#bool) .
Bad_Cpu_In_GATE normal operation cpu0 fall cpul_fail begin
]74
);;
bad_cpu0_InS bad cpu0_inR bad_cpu0_inE
bad cpul ins bad_cpul_inR bad_cpul_inE =
I ttti_e •
lot s_cpu0_melect -
(((ASel(normal t) \/ ASel(operation t) } /\ -ASel(cpu0_fail t)),
((BSal(normal t) \/ BSel(oparation t)) /\ -BSel(cpu0 fail t))) in
let s_cpul_select =
((-ASel(cpul_fail t) /k
(ASel(normal t) \/ ASel(operation t)) /\
ASel(cpu0_fail t)),
(-BSal(cpul_fail t) /\
(BSel(nozlnal t) \/ BSel(oparation t)) /\
BSal(cpu0 fail t))) in
((bad_cpu0_inS t - (ASel(begin t), BSel(begin t))) /\
(bad_cpu0_inR t = s_cpu0_select) I\
(bad_cpu0_inE t -
((ASal(s_cpu0_melect) \/ ASel(bogin t)),
(BSel(s cpu0_melect) \/ BSel(begin t)))) /\
(bad cpul_inS t = ((ASel(begin t)), (Bsel(begin t)))) /\
(bad__cpul_im.R t = m_cpul_melect) /\
(bad_cpul inl t -
((ASol(s_ClPul xelact) \/ /&Sol(begin t)),
(BSol(m_cpul_solect) \/ BSal(bogin t) ))))"
let Cpu_Ok_GATE - now_definition
(,Cpu_Ok_SaTE',
u! (cpu0_fail cpul_fail failure0_ failurel_ _pu0_ok cpul_ok :time->bool#bool)
(moft_cnt :time->wordn#wordn) .
Cpu_OkGATE moft cnt cpu0_fail Clmll fail failure0_ failurel_ cpu0_ok
cpul_ok =
! tztime .
(cpu0_ok t = ((ASel(cpu0_fail t) /\
ASel(failure0_ t) /\
((ASel(moft_cnt t)) = WORDN 2 5)),
(BSel(cpu0_fail t) /\
BSel(failure0_ t) /\
((BSal(moft_cnt t]) - WORDN 2 5)))) /\
(cpul_ok t - ((ASel(cpul_fail t) /\
ASel(failurel_ t) I\
((ASel(moft_cnt t)] - WORDN 2 S)),
(BSel(cpul_fail t) /\
BSel(failurel_ t) /\
((BSel(moft_cnt t)) - WORDN 2 5))))"
);I
let Fail_InGATE = new_definition
(,Fail In_GATI',
"! (begin pmm_fail piufail bypass cpu0_ok cpul_ok ztlme->bool#bool)
(pna_fail_inS __fail_inR p_ma_fail_inE cpu0fail_inS :time->heel#boo1)
(cpu0_fail_inR cpu0_fail_inE cpul fail ins cpul fail inR :tlme->bool#bool)
(cpulfail_inE piu_fail_inS piu_fail_inR piu_fail_inE ,time->heel#boo1) .
Fail In_GATE begin pain_fail piufail bypass epu0_ok cpul_ok
Imm__fail_inS imm%_fail_inRpma_fail_inE cpu0_fail_inS
cpu0_failinR cpu0_failinE cpu1_fail_inS Clpulfail_inR
c_ulfailinE piu_fail_InS piu_fail_inR piu_fail_inE -
! tstime .
(puK_fail_inS t - (ASel[begin t), BSel(begin t))) I\
(p_mt_fail inR t - (ABel(pawt_fail t), Bsal(pmm_fail t])) /\
(pmn_fail_inE t - (((ASel(begin t)) \/ (ASel(pmln_fail t))),
((BSal(bagin t)) \/ (BSel(pmB_fail t))])) /\
(cpu0_fail_inS t = (ASel(begin t), BSel(begin t))) /\
(cpu0_fail_inR t - (((ASel(bypams t)) \/ (ASel(cpu0_ok t))),
((BSel(bypass t)) \/ (BSel(cpu0_ok t))))) /\
175
(cpuO_fail_InE t =












) \/ (ASel(bypass t)) \/ (ASel(cpu0_ok t))),
) \/ (BSel(bypaes t)) \/ (BSel(cpu0_ok t))))) /\
(ASel(begin t), BSsl(bsgin t))) /\
(((ASel(blrpass t)) \/ (ASel(cpul_ok t))),
((BSel(by_ass t)) \/ (BSel(cl)ul_ok t))))) /\
) V (ASel(k_pass t)) \/ (ASal[cpul_ok t)]),
)) V (BSel(bypass t)) \/ (BSel(cpul_ok t))))) /\
(ASel(begin t), BSsl(bmgin t))) /\
(((ASel(bypass t)) \/ (ASel(piu_fail t)))3
((Beef(bypass t)) \/ (BSel(piu_fail t))))) /\
)] V (ASel(blrpass t)) \/ [ASel(piu_fall t))),
)) \I (BSel(blrPass t]) \/ (BSel(piu_fail t)))))"
)1;
98 ................................................................................
Startup-controller controller state machine.
................................................................................ _&
let FSM_GATE = new_definitlon
('FSM_GATE',
"! (rst_in delay17_in bothbad_in bypass_in =time->bool#bool)
(delay_In :tlme->wordb1#word_)
(rst dolay6 dolayl7 bothbed bypass :time->bool)
(state :t_->sfsm_ty)
(stateAout :time->words#words)
(snout so_out step_out sdi_out srp_out src0_out :time->bool#bool)
(srcl_out epf_out sc0f_out self_out spmf_out eb_out :time->bool#bool)
(ere_out sec_out ere_out sos_out :time->bool%hool) .
FSM_GATE rst_in delay_in dslayl7_in hothbad_in bypass_in
state rst delay6 delayl7 bothbad bypass
stateA_out sn_out so_out srcp_out edi_out srp_out srcO_out
srcl_out sprout scOf_out sclf_out spmf_out sb_out src_out
see_out ere_out scs_out m
! t:time .
(state (t+l) -













(rat (t+l) - BSel(rst_in t)) /\
(delay6 (t+l) = ELEMENT (BSel(delay_in t))
(delayl7 (t+1) = BSel(delay17_in t)) /\
(bothbad (t+l) = BSel(bothbecl_In t)) /\
(bypass (t+l) = Beef(bypass_in t)) /\
t) - SSTART) => 8RA I
t) = SRA) => ((delay6 t) => ((bypass t) => SO I SPF) I SRA)
t) m SPF} -> SCOI I
t} - SC0I) => ((delay17 t) => SC0F I SC0I) I
t) = SCOF] -> ST I
t) = ST) => SClI I
t) = SClI) => ({delayl7 t) => SCIP I SCII) I
t) _ SClF) s> SS I
t)= SS) -> ((bothbad t) :> SSTOP I SCS) I
t) - SBTOP) => BSTOP I
t) = SOS) -> ((delay6 t) => SN i SCS) I
t) - SN) -> ((delay17 t) => SO J SN) I SO) /\
(6)) /\
(sn out t = [(state (t+l) = SN), (state (t+l) m SN))) I\
(SO_out t = ((state (t+l) - SO), (state (t+l) - SO))) /\
(let srcp. ((-(state (t+l) - SO) /\ -(state t - 8BTOP)) \/
(state t - BRA)) in
(srcp_out t - (crop, src_))) /\
(let sdi - ((-(state (t+l) - SO) /\ -(state t - SSTOP)) \/
[state t = SLY)) in
(sdi out t - (edi, sdi))) /\
(let sr]p = ((stats (t+l) - SSTART) \/ (state (t+l) = SRA) \/
(stats (t+l) m BC0F) \/ (stats (t+l) - ST) \/
(state (t+l) - SClF) \/ (stats (t+l) - SS) \/
(state (t+l) - SCS)} in
(srp_out t - (srp, srp))) /\
(let src0 - (-(state (t+l) - SPF) /\ -(stats (t+l) - SCOI)) in
176
);;
(src0 out t = {arc0, arc0))) I\
(let arc1 = (-(stato {t+l) = ST) I\ -(state (t+l) = sClI)) in
(srcl_out t = (mrcl. arc1))) I\
(let spf = ((state t = SRA) I\ {delay6 t) /\ -(rat t)) in
(spf_out t = (spf, spf))) /\
(8c0f_out t = ({state (t+l) = SC0F), (state (t+l} = SCOF))) /\
(sclf out t = ((state (t+l) = SClF), (state (t÷l) = SCIF))) /\
(spmf_out t = ((state (t+l} = SO), (state (t+l) = SO})} /\
(0b_out t = ((state (t+l) = \START), (state (t÷l) = \START))) /\
(let arc = ((state (t+l) = SSTART} \/
((state t = SRA) I\ (dolay6 t}) \/ (state (t+l)-= SCOF) \/
(state (t+l} = ST) \/ (state (t+l} = SCIF) \/
(state (t÷l) = SS) \/ ((state t = SCS) I\ delay6 t)) in
(src_out t = (Ira, 8rc))) /\
(let soc = ((-(state (t+l) = \STOP} /\ -(state (t+l) = SO)) \/
(state t = SN)) in
(mac_out t = (sac, sac))) /\
(lot mrs = (((state t = SPF) I\ -rat t) \I
((state t = ST} /\ -rat t)) in
(ere_out t = (srs, srs))) /\





((state (t+l) = SRA) \I (state (t+l) = SPF) \/
(state (t+l) = ST) \/ (state (t+l) = SCII) \/
(state (t+l) = SCS) \/ (state (t+l) = SN) \I





((state (t+l) = SPF) \/ (state (t+l} = SCOI) \I
(state (t+l) = SCOF} \/ (state (t+l) = ST) \I





({state (tel} = SCOF) \/ (state (t+l) = ST} \/
(state (t+l) = SCII) \/ (state {t+l) = SCIF} \/
(state (t+l) = SS) \/ (state (t+l) = SSTOP) \/





((state (t+l) = as) \I (state (t+l) = SSTOP) \/
(state {t+l) = SCS) \/ (state (t÷l) = SN} \/
(state {t+l) = SO))) in




let SBIockGATE = new_definltlon
('\Block GATE',
"! (0 ,timm->s_stato) (o _timo->0menV) (p 2tlmo->s_out) •
\Block GATE m • p =
! t,time .
? (fmm_delayl7 fmm_bothbad fsm_mn ram_so fmmmdi ,tlmo->bool#bool)
(fmm arc0 fsm_mrcl fsm_spf £mm_sc0f fsm_mclf _timo->bool#bool]
(fmmspmf fsm_mb fm__src ram_mac feb_mrs fmm_scJ ztime->bool#bool)
(NC moft_ghot_i_D soft ghot_outQ soft_ehotdol_outQ #tlme->bool#bool)
(moft_cntlnL moft_cnt_inU _timo->bool#bool)
(dolay_inR inmtartinD ztime->bool#bool)
(ingtart_outQ bad cpu0_i_S bad_cpu0_i_R bad cgpu0_inE #time->bool#bool)
(bad cpu0outQ romet_cpu0_inD bad_cpulinS ztime->bool#bool)
(bad c-gul_inR bad cpul_inE bad_cpul_out0 ztime->bool#bool)
177
(reset cpul_tnD cpu_bimt_inD c'puO_ok cpul_ok :time->heel#heel)
(pEa_fail_inS pul_fail_inR pmE%_fail_i_E cl_10_fail_inS :time->heel#heel)
(cpu0 fail_inR cpu0_fail_inE cpul fail_inS ttime->beef%heel)
(cpul_fai1_inR cpu1_fai1_inE piu fail_inS :time->heel#boo1)
(piu_fail_inR piu_fail_inE :time->heel#heel)
(delay_outQ soft cnt outQ :time->wordn#wordn) .
(Scnt_In GATE (fig GcrhE e) (mig GcrlE e) soft_mhot_inD soft_cnt_inL) /\
(DLatA_GATE moft_shot_inD (sis S_moft_mhotS m) molt mhot_outQ) I\
(DFFA_GATE soft_shot_outQ (sis S soft shot_dale e) moft_shot_del_outQ) /\
(Scnt_Inl_GATE soft_shot_outQ soft Ihot_del outQ ioZt_cnt_i_U) /\
(UI)RCntA_GATE 2 (GNDN 2) moft_cnt_inL soft_cnt_inU faro_mrs
(sis S soft cntS s) soft cnt outQ NC) /\
(Delay In_GATE fm__Ics delay_outQ fib_Ire delay_inR) /\
(UpRCntA_GATE 17 (GNDN 17) GND fern_mac delay_inR (sis s_delays s)
delay_outQ NC) /\
(MUXes_GATE dalay_outQ (sis Testl e) instart_inD fsm_delaylT) /\
(DLatA_GATE instart_i_D (sig S_inmtartS I} inmtart_outQ) /\
(Dis Int Out GATE instart outQ fsm_sn delay_outQ fsm_sdi
(sig Disable_intO p)) /\
(ANDI_GATE (sis Cpu0_failO p) (sig Cpul_failo p) flm__bothbad) /\
(Bad_Cpu_In_GATE fsm_sn fern_so (sis Cpu0_failO p) (sis Cpul_failO p)
fsat_sb bad cpu0 ins bad_cpu0_inR bad_cpu0_i_E
bad_cpul_i_S bad_cpul_i_R bad_cpul_i_E ) / \
(DSRELatB_GATE GND bad_cpu0_inS b&d_c1_10 i_R bad_cpu0_inE
(Ilg S_bad_cpu0S s) bad_cpu0_outQ) /\
(DSRELatB_GATE GND bad_cpul_inS had_c1_ul_inR bad_cpul inE
(slg B_ba__c3nlls s) bad__c_ul_outQ) /\
(AND2 GATE bad cpu0_outQ fsat_src0 rasat_cpu0_inD) I\
(AND2_GATE bad_cpul_outQ fie_ere1 reset_cpul_inD) I \
(DLatB GATE resat_cpu0_i_D (sis S_rasat cpu0S s) (sis Rasat_c3n_00 I))) /\
(DLatB GATE reset_opul_i_D (sis S_rssst_c1_iS s) (sis Rasat_cpulO p)) /\
(AND3_GATE (sis Rosot_cpu00 p) (sis Resot_cl)ulO p) (sis BypassE o)
cpu_bist_inD) I\
(DFI_B_GATE cpu_bist_inD (Jig S_cpu_bimtS s) {sis Cpu__bisto p)} /\
(Fail_In_GATE fsm_sb Emm_spmf ts__spf (gig BypassE e) c1_0_ok cpul_ok
prom_fail_inS p_n_fail_inR prom_fail_ShE cpu0_tail_inS
cpu0_Zail inR cpu0_fail_inE cpul_fail_inS cpul_fail inR
c3_1 fail_ShE piu fail_inS piu_fail_inR plu_fail inE) /\
(DSRELatB_GATE GND pwa_fail_ins 3umt_fail_inR prom_fail_ShE
(slg S..pmm_failS I) (sis P__failo p)) /\
(DSRELatB_GATE GND cpu0 fail_inS cpu0_fail_inR cpu0 fail_ShE
(slg S_cpu0_EailS I) (sis Cpu0_failO p)) /\
(DSRELatB_GATE GND cpul_Eail_inS cpul_fail_inR cpul_fail inE
(sig S_cpul_failS s) (slg Cpul_failo p)) /\
(DSRELatB_GATE GND piu_fail ins piu fail_inR piu_fail inE
(slg S_piu_failS s) (sis Piu_tailO p)) /\
(Cpu_Ok_GATE soft_cnt_outQ fsm_sc0f fsm_sclf (sig Failure0_E a)
(sis Wailurel_E e] cpu0_ok opul_ok) /\
(FSM_GATE (sis RItE a) delay outQ fs_t_dolayl7 fsm_bothbad (sig BypassE e)
(sis S_fsm_stateS s) (sis S_fsm rats s) (sis S_fsJ__delay6S s)
(sis S_fsm_dalayl7S I) (sis s_fsm_bothbads s)
(sig S_fsm_bypassS s) (sis S_stateO p) Esm_sn faro_so
(sis Reset_oportO p) fsm_sdi (sis Resot_.piuO p) fsm_irc0
fsm_ircl fsm_spf fsm_sc0f fsm_sclf fsm_ipmf fsm_ib fsm_src
fie_lea fs__srs fie_ice)"
);I
let SBlock - save_the ( 'SBlock', SBIock_GATE) ; ;
let SBlock EXP = save_the
( 'SBIoak_EXP ',
(BETA_RULE
(REWRITE_RULE [S ant_In_GATE; Scnt_Znl_GATE; Delay_In_GATE 8 MUXas_GATE;
Dis_Int Out_GATE; IXPAND_LET_RULE (Bad_C3_u_Izt_GATE } ;
Fail_In_GATE; Cpu_Ok_GATE; ]_KPAND_LET_RULE (F Btf_GATE ) ; ANDI_GATE j
AND3_GATE; DLatA_GATE; DLatB_GATE; DSRELatB GATE; DFFA_GATE;
DFFB_GATE; OpRCntA GATE ;ABel ;BSel ,, GND; GNDN; sis]






Author: (c) D.A. Fura 1992-93
Date: 4 March 1993
This file contains the ml source for the clock-level specification of the startup
controller of the FTEP PIU, an ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Center. The bulk of this coda was translated
from an M-language simulation program using a translator written by P.J. Windley
at uhe University of Idaho.
................................................................................










let ASel = definition 'piuaux_def' 'ASaI';;
let BSel = definition 'piuaux_def' 'BSeI's;
let RSTN = definition 'wordn_def' °RSTN';;
% ................................................................................
Next-state definition for SU-Cont inmtructlon.
................................................................................
let SC NSF = now_definition
('SC_NSF',
"! (s :s_stato) (e :s_onv)
SC_NSF s • =
lot S_fsnt_state = S_fsm mtateS s and
S_fsm_rst = S_fsm rstS s and
S_fs1__delay6 = S_fmm_delay6S s and
s_fsm_delayl7 = S_fsm_delayl7S • and
S_fsm_bothbad = S fsm_bothbadS s and
S_fsm_bypass = S_fsm_bypassS 8 and
S_soft_shot = S_soft_shotS s and
S_soft_shot_del = S_eoft_shot_daIS s and
S_soft_cnt = S_8oft_antS • and
S_delay = s_delayS S and
s_instart = S_instartS s and
S_bad_cpu0 = s bad_cpu0S s and
s_bad_cpul • S_bad_cpulS s and
S_reset_cpu0 = S_resat_cl_a0S s and
S_rsset_cpul = S resat_cpulS s and
S_cpu_bist - S_cpu_bistS s and
S_.p_tn_fall : S__DmmfailS s and
S_cln_0_fail : S cpu0_failS s and
S_cpul_fail = S_cpul_failS s and
s_piu_fail = S_piu_failS s in
let Rat = RstB • and
Bypass = BypassE • and
Test = TostE • and
Gcrh = GcrhE • and
Gcrl = GcrlE • and
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Failure0_ = Failure0_E • and
Failurel_ = Fallurel_E • in
let now_S_fom_stato •
(S_fsm_rst m> SNTART I
(S_fem state = SSTART) :> SRA I
(S_fem_stato : SPA) =>
(S_fsm_delay6 => (8_fem bypass => SO I SPF) SRA) I
(S fsmL_state = SPF) => SC0I I
(S_fem state • SC0I) :> (S_fem_delay17 => SC0F SC0I) )
(S_fent_state . SCOF) => ST [
(S ram_state = ST) => SClI i -
(S_fem_etate = SClI} => {S_fem_delayl7 => SCIF SClI) I
(S_fmm state = SelF} => 8S [
(S_fsm_state - SS) ,,> (S_fem_both_ad z> SSTOP (SOS) [
(S_fem state - SSTOP) => SNTOP [
(S_fsm_stato = SOS) => (S_fs:__delay6 .> SN I SOS) i
(S_fem_stata = SN) => (S_fem_delay17 => SO I SN) I SO) in
let s_fem_sn ,: (naw_S_fem__stata = SN} in
let s ram_so : (naw_S_fsm__stata = SO) iD
lot s fern ercp = (((-(naw_B_fem_etate = 80)) /\ (-(S_fem_state = SSTOP)))
\/ (S_fsDt_etate = BRA)} in
let s_fem_sdl : (((-(naw_S fern_state = SO} } /\ (-(S fsut_etate : SSTOP)) )
\/ (S_fsm_state = SPA)) in
let s_fem_srp - ((new_S_fsm_state = SSTART) \/ (new_S_fsm__state : SRA)
\/ (nmw_S_fom_stato : 8C0F) \/ (now S fern_state = ST)
\/ (naw_S fsm._stata = 8ClF) \/ (naw_S_fem__state = SS)
\/ (new_S_fsm_state = SCS)) in
let e_fsm arc0 - ((-(new_S_feRt_etate - SPF))
/\ (-(naw_S_tsmLetate = SC0I) ) ) in
let s_fsm_srcl . ((-(now S_fem__etato = ST))
/\ (-(naw_S_fsm__stato = SClI) } ) in
let s_fem_spf = ((S fern_state = SPA) /\ S_fe__delay6 /\ -S_fsm_rst) in
let s_fsm_sc0f = (naw_S_fs:__stato = 8C0F) in
let e_fem_sclf • (_w_S_Eem_etate = 8ClF) in
let s_fexA_sEaf = (new_S fern_state = SO) in
let s_fsat_sh = (now S_fem_state - SSTART) in
let s fern_arc - ((new S fsm._etate = SSTART)
\/ ((S_fem_stata = SRA) /\ S_fem_delay6)
\/ (now S_fsm_etate = SCOF) \/ (new_S_fsm_state = ST)
\/ (new_S_fsm_state = SCIF) \/ (naw_S_Zoat_state n 88)
\/ ((S_Zsm state = 8CS) /\ S_fem_delay6)) in
let s_fsm sac = (((-(new_S fern_state = SSTOP)) /\
(-(now_S_fsm_state = SO))) \/ (S_fem_state = SN}) in
let s_fem__srs m (((S_feEt_state : SPP) /\ -8 fsm rat)
\/ ((S_fem_state = ST} /\-5_fsm rat}) in
let o_fem_scs ,, (new_S_fem_stata = SCS) in
let new_S_soft_shot = (-ABel(Gcrh) /\ ASol(Gcrl)} in
let naw_S soft shot_del = new_S soft_shot in
let s_soft cnt_out =
( (new_S_soft_shot_dal / \ -S_soft_shot_del)
=> (INCN 2 8_eoft cnt}
I S soft_cnt) in
lot naw_S_soft_cnt =
((s_feat_ers) => (WORDN 2 0) I
(-Bsel(Gcrh} /\-BSal(Gcrl)) => (RSTN 2) I s_soft cnt_out) in
let s_delay_out =
((s_fsm_sec) => (INCN 17 S_delay) I S_delay) in
let now_S delay =
( (s_fsm_src \/ (e_fsm_scs /\ (ELEMENT (s_dalay_out) (6)) ) }
=> (WORDN 17 0)
i re_delay_out ) in
lot new_S_Inmtart =
((ASel(Tost))
=> (ELEMINT s_dalay_out (5))
I (ELEMBNT a_aelay_out (16}) ) in
let s_cpu0 ok -
(re_from mo0f /\ BSel(Pailuro0_) /\ (s_soft_cnt_out = (WORDN 2 5))) in
let s_c3n11_ok -
{,_fmm_Jclf /\ BSel(Pailurol ) /\ (s_soft_cnt_out = (WORDN _ 5))) in
let new_S_fail -
((s_fm:__mb \/ s_fsm_ml)mf)
=> ((e_fsm._sb /\ -s_fsm_.spmf) -> T [
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);;
(-re_from_rob /\ m_fmm_ml_mf) => _: I
(-•_f•m •b /\ -•_f•m_•pmf) => F I ARB)
I s_pmm_fail ) in
lot new_S_cpuO_fatl =
[(•_f•m__•b \/ BSel(Bypa••) \/ •_cpu0_ok)
=> ((•_£•m._eb /\ -(Beef(Bypass) \/ •_cpu0_ok)) -> T I
(-e_f•m_eb I\ (BSeI(Bypao•) %1 •_cpu0_ok)) :> F I
(-•_f•m •b /% -(BSeI(Bypaem) \/ e_cpu0_ok)) => F I ARB)
I s__puO_f ail) in
let new_S_cpul_fail :
((•_fem_•b \/ BSel(Bypa••) \/ •_cpul_ok) -
=> ((•_fgm_sb /\ -(BSeI(Bypa••) \/ s_cpul_ok)) => T l
(~•_fmm eb /\ (BSeI(Bypae•} \/ •_cpul_ok)) => F I
(-•_f•m_•b /\ -[BSel(Bypaee) \/ e_cpul_ok)) => F i ARB)
i S_cpul_f all) in
let naw_S__iu_fail =
((s_f•m_•b \/ Beef(Bypass) \/ •_fsm_spf)
:> ((•_f•m_•b /\ -(BSoI(Bypa••) \/ •_£•m epf)) => T i
(-8_fgm_sb /\ (BSel(Bypa•g) \/ 8_fs_t_•pf)) => F I
(-e_fsm_eh /\ -(BSeI(By_a••) \/ e_fsm__epf)) :> F I ARB)
I S piu_fail) in
let •_cpu0_eelect = ((•_f•m_•n \/ •_f•m_•o) /\ -new S_cpu0_fail) in
let •_cpu1_select :
(-new_S_cpul_fail /\ (e_f•m_•n \/ • f•m •o) /\ new S_c_u0_fail) in
let new S_bad_cpu0 =
((m_cpu0_melect \/ J_f•m_•h)
.> ((e from eb /\ -•_c1_10_select) => T I
(-•_f•m_sb /\ •_cpu0_•elect) => F I
(-•_fsm eb /\ -8_cpu0_select) => F I ARB)
I S bad_cpu0) in
let new_S_bad_cpul =
((•_cpul_•elect \/ •_f•D%_•b)
=> ((•_f•m •b /\-8_cpul_select} => T I
(-8_f•m_eb /\ •_cpul 8elect) => F I
(-•_fsm_sb /\ -•_cpul_•elect) => F I ARB)
i S_bad_cpul) in
let new_S_re•et__pu0 = (new_S_bad_cpu0 /\ j_fe__src0) in
let new_S_reset_cpul : (naw_S_bad_cpul /\ •_f•m_•rcl) in
let new S_cpu beet =
(S_re•et_cpu0 /\ S_ra•et_cpul /\ ASel(Bypa••)) in
let new_S_f•m_rst = Bsel(Rst) in
let new_S_f•m_delay6 = (ELEMENT •_delay_out (6)) in
let new_S_f•__delayl7 =
((BSel(Te•t))
=> (ELEMZNT •_delay_out (6))
I (ELEMENT •_delay_out (17)) ) in
let new_S_fsm_bothbad - (new_S_cpu0_fail /\ new_S_cpul_fail) in
let now_S_few__bypaee = BSel(Bypaee} in
(SCState new_S_fsm_•tate new_S_fsm_rst new S fern_delay6 new_S_f•m_delayl7
new S_£•m_bothbad naw_S fern_bypass new_S •oft_shot
new_S_•oft_•hot_del new_S •oft_cnt new_S_delay new_S in•tart
naw_S_bad_cpu0 new_S_bad_cpul new_S_re•et cpu0 new_S_re•et_cpul
new_S_cpu best new s__Dmm_fall new S_cpu0 fall new_S_cpul_fail
new_S__piu f ai i } "




let SC_0F = new_definltlon
('SCOF',
-! (• :•_state) (e .s env)
SC_OF • • =
let S_fsm_state = 8_£sm_stateS • and
S fsm_rst = S_fsm_rstS • and
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B_fsm_dola¥6 = s_fsm_dol&¥6S s and
S_fsm delay17 = S_fl=_delay17S • and
8_fsm_b<:,t]'tbad = S_fs_botwt-,adS I and
s_fsm_bl_asm = s fem_bypaseS s and
S_soft_shot = B_soft s]hotB • and
S_eoft_shot_del = S_soft ehot_dolS :&nd
B_eoft_cnt : S_soft_cnt5 s and
S_dola¥ : S_delayS s and
5_instart = S__startS s and
S_bad cpuO = S_bad._cpuOS s and
S__ad__pul = S bad__ulS s and
S_roeot__puO = S reset_cpuOS s and
S_rosot_cl_l = S_roset_cpulS s and
S_cpu bist : S_cpu bistS s and
S__m_fail : S_pun_fa£1S s and
S cpuO_fail : S_c_uO_failS s and
S cpul__ail . S_cpul_failS s and
S piu_fall = S_piu_failS s in
let Rst = RetE • and
Bypass : Bypass• • and
Test = Taste • and
Gcrh = GerhX •
Gcrl = GcrlE • and
Failur•O_ - FailureO_E • and
Failure1 = Failure1 ! • in
let now_S_fs]a_etato -
(s_fem rst => SSTART I
(S_felA_stato = SSTART) => SRA I
(S_fel_stat• = SPA) =>
(S_fsm_delay6 => (S_£sm_bypass => SO I sPF) SRA) I
(S_Eem_stato = SPF) => SC0I I
(S_fmm_mtate = SC0I) => (S_fsm_delayl7 => SC0F SC01) I
(S_Esm_state : SC0F) => ST I
(S_fsm_stat• = ST) => Sell I
(S_Zsm_stat• = SClI) => (S_fsm__delayl7 -> SCIF SClI} l
(S_Emm state = SC1F) => BB I
(S_fsm_state = SS) => (S_fsm_bothbad => SSTOP I SCS) I
(S_Emm_state • SSTOP) => 8STOP I
(S_fsm_state = SCS) => (S_fs_t_delay6 => SN I SOS) l
(S_Esm_state n SN} => (S_fsm_d•layl7 => SO I SN) [ SO) in
let s fsm_sn = {new_S_fmm_stat• = SN) in
let s fs_%_so = (new_S_fe__state : SO) in
let s_fsm_srcp = (((-(new_S_fsm state = SO)) /\
(-(S_fsm_state : SSTOP)))
\/ (S_fsm_steto = SRA)) in
lot s_fsm_sdl = (((-(ne_S fmm_state = SO)) /\
(-(S_fss__state - 8STOP) ) )
\/ (s_f|m_stat• = SRA)) in
let s_fsm srp - ((new S_f|m_state = SSTART) \/ (now_B_fmm_mtate = SRA)
\/ (new S_fsm_state = SC0P) \/ (new_S_£s_t_state = ST)
\/ (new_S_fsm_state = SelF) \/ (now_S_fs:__state = SS}
\/ (new s_fsm_state = SCS)) in
let s_fsm_src0 = ( (-(new_S_fm__mtate = SPF) )
/\ (-(new_s_fem_stato- SO01))) in
lot s_fem_srcl = ((-(now_s_feat_state = ST))
/\ (-(new_S_fsm_state =SclI))) in
let s_fs__spf = ((S_fs__state = eRA) /\ S Esm__delay6 /\ -S_fsm rst) in
lot s_fsm_sc0f = (now_S_fom_state : SC0F) in
let s_fs__scif : (now_S_fs__stato = SClF) In
lot s fsm_spmf = (now_B_fsat_stat• = SO} in
lot s_fsa__sb = (new_S_fe__state • SSTART) in
lot s_fs__src = ((now S_fsm_stato = SSTART)
\I ((S_fsm_stato = SPA) /\ S_fem_dol&y6)
\/ (now_S_fsm_stat• = SC0P) \I (new_S_fsm_stato = ST)
\/ (now_S_fsm stats = SClP) \/ (new_S_fsm stats = SS)
\/ ((S_fs__stato = SOS) I\ S_fs:__del&y6)) in
let s_fs__sec = (((-(now_S_fsm_stato • 8STOP)) I\
(-(now_S_fsat_stats = SO)}} \I (S_fem_state = SN)) in
let s_fsm_srs = ({ (S fsm_stato = SPF) /\ -S fsm rst)
\/ ( (S_fsm__mtato = ST) 1\ -S_fsm__rst) ) in
let s_fs_t_scs = (now_S_fsm state = SOS) in
let new_S_soft_shot = (-AS•l(Gcrh) /\ AS•I(Gcrl)) in
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let new_S_soft_shot_del = now_S_soft_mhot in
let s_soft_cnt_out =
((now_S_soft_mhot del /\ -S_soft shot_dell
--> (INCN 2 S_soft_cnt)
J S_moft_cnt ) in
let naw_S_moft_cnt =
((s_fsm_mrs) => (WORDN 2 0) t
(-Bsel(Gcrh) /\ -Bsol(Gcrl)) => (RSTN 2) I s soft_cnt_out) in
lint S delay out =
((s_fsm_soc) => (INCN 17 S_delay) I s_dolay) in
let new s_delay =
( (e_fsm_src \/ (m_fsm_scs /\ (ELEMENT re_delay_out (6))))
=> (WORDN 17 0)
l s_delay_out ) in
let naw_S_instart =
( (ASol (Test))
=> (ELEMZNT s_dolay_out (5))
I (ELEMENT s_dolay out (16)) ) in
let s_cpu0_ok -
(s_fsm_sc0f /\ BSol(Failuro0_) /\ (s_soft_cnt_out = (WORDN 2 5))} in
let m_cpul_ok =
(s_fsm_sclf /\ BSol(Failurol_) /\ (s_soft cnt_out = (WORDN 2 5))) in
lot new_S_.pun_fail =
((s_fsm_mb \/ s_fem_spmf)
=> ((m_fsm sb /\-s_fsm_spmf) => T I
(-e_fsm sb /\ s_fsm_gpmf) => F I
(-m_fsla._mb /\ -s_fmm_s]pmf) => F I AR.]B)
] S_pmm_f all) in
let new_S_cpu0_fail =
((s_fsm__sb \/ BSel(By_ass) \/ s_cpu0_ok)
=> ((s_fsm_sb /\-(Beef(Bypass) \I s_cpu0_ok}) => T I
(-s_fsm_Jb /\ (BSol(Bypass) \/ s_cpu0_ok)) -> F I
(-s_fsm sb /\ -(BSel(B1rpass) \/ s_cpu0_ok)) => F I ARB)
I S_cpu0_fail) in
let new_S_cpul_fall =
((m_fsm_sb \/ BSol(Bypaes) \/ s_cpul_ok)
:> ((s_fsm_sb /\ -(BeeS(Bypass) \/ s_cpul_ok)) :> T I
(-s_fmm_sb /\ (Beef(Bypass) \/ s_cpu1_ok)) => F I
(-s_fsm_sb /\ -(BSel(Bypass) \/ s_cpul_ok)) :> F I ARB)
I S_cpul_f all) in
let new_S_piu_ f ai 1
((re_from_rob \/ BSel(Bypass) \/ m_fmlt_spf)
=> ((e_fsm_sb /\ -(BSoI(Bypaom) \/ s_fmm__mpf)) => T I
(-s_fmm_mb /\ (Beef(Bypass) \/ s_fmm_mpf)) => P I
(-s_fsm_mb /\ -(BSoI(Bypass) \/ m_fmm_spf)) => F I ARB)
i s_piu_fail) in
let s_cpu0_select = ((s_fmm_mn \/ re_fore so) /\ -new S_cpu0_fail) in
lot s_cpul_eolect -
(-new_S_cpul_fail /\ (s_fsm_sn \] s_fem_so) /\ new_S_cpu0 fail) in
let naw_S_bad_cpu0 =
((m_cpu0_malact \/ ._fmm_sh)
=> ((s_Esm_sb /\-s_cpu0_soloct) => T I
(-s_fsm_sb /\ s_cpu0_select) => F I
(-re_from sb /\ -s_cpu0_melect) ,,> F I _)
i S bad_cpu0) in
let now s_bad_cpul =
( (m_cpul_salect \/ m_fmm_sb)
=> ((s_fsm sb /\ -s cpul_maloct) => T
(-m_fsm_eb /\ m_c1_11_select) :> F
(-s_fsm_sb /\ -s_cpul_select) => F i ARB)
[ S bad_cpul) in
let new_S_roset_cpu0 = (new_S bad_cpu0 /\ s_fsm src0) in
let new_S_reset_cpul = (new_S_bad_cpul /\ s_fsm_srcl) in
let new S cpu_bi0t =
(s reset_cpu0 /\ S_resot_cpul /\ ASel(Bypass)) in
let new_S_fsm_rst : BSel(Rst) in
lot now S_fmm_dalay6 = {ELEMENT s_dolay out (6)) in
lot now_S_fsm_delayl7 =
( (BSol (Test))
=> (ELEMENT re_delay_out (6))
i (ELEMENT s_delay out (17)) ) in
let new_S_fsm bothbad = (new_S_cpu0_fail /\ new_S_cpul_fail) in
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);;





((n•w S_fs__state = SRA) \/ (n•w_s_fsm_stat• = SPF) \/
(n•w_S_fsm_stat• = ST) \/ (n•w S_fsm_stat• = SC1T) \/
(D•W S_fsm_stata - SCS) \/ (n•w S_fsm :tat• : SN) \/
{now_S_fsm_stato = SO) ) ) in




((n•w_S fsm stat• : SPF) \/ (new S fsm state : SCOT) \/
(n•w_s_fmn__stat• : SCOF) \/ (n•w_s fsn__stata - ST) \/





((naw_S faro_star• : SCOF) \/ (naw_S_fsm_stat• : ST) \/
(]I•W S_fSal state :SCII) \/ (n•w S_fs__stata : SC1F) \/
(now S_fs__stat• - SS) %/ (now_S_fs__atat• = SSTOP) \/





((now_S ram_state :SS) \/ (now S_fsm_stato - SSTOP) \/
(now_S tam_state = SCS) _/ (new_S_fsm_stata = SN) \/
(zlow_S ram_state = SO))) in
lot S_stat• ,, (as3, as3) in
l•t Reset cport- (s_fsm_srcp, s_fsm srcp) in
let Dtsshlo_tnt -
((-now S_:Lnstart /\
(-s_fam_sn \/ -(ELEMENT s_dal&F_out (6)) ) /\
s_fsm_sdt ),
(-naw_S_inst art /\
(-s_fsm_sn \/ -(ELEMENT s_delay_out (6))) /\
s_fsm_sdi) ) in
let Raset_piu : (s_fsut_srp, s_fsm_sl_p) in
lot Rosot_cpu0 : (S_roeot_cpu0, now_S_r•sat cpu0) in
let Rasot_cpul - (S_ros•t_c3_l, now_S_r•sot cpul) in
lot Cpu_bist - (S_cpu bist, now_8 cpu_bist) in
l•t Piu_fail - (S_.piu_fail, new_S_.piu_fail) in
l•t Cpu0_fall . (S_cpu0_Eail, new S_cpu0_fail) in
let Cpul_fail - (S_cpul fail, naw_S_cpul_fail) in
l•t PzmLfail - (S__pEm_fail, naw_S_/_m_fail) in
(SCOut S_stat• R•s•t_c1_rt Disabl•_int R•s•t_.piu R•s•t_cpu0 R•s•t_cpul
Cpu_bist Piu_fail Cpu0 Eall Cpul_fail PEa_fail)"




let SC_Exoc - now_deflnitlon
('SC_Exac',
"! (sci zSCI) (s ztimeC->s_stata)
(t :tlmeC) .
SC Ex•c sci s • p t : T"
);;
l•t SC_PraC : new_definltion
('SC_PraC',
"! (sol sSCI) (s ztimec->s state)
(t :timac) .
SC_PraC sci • • p t - T"
);;
(a ztimJc->s_env) (p :timeC->s_out)
(• Itimec->s_env) (p stimec->s_out)
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lot SC_PostC = now_definition
('SC PostC',
"! (sci :SCI) (s :timoC->s_stato) (o :timoC->s_onv) (p :timeC->s_out)
(t :tim•C) .
SC_PostC sci • • p t =
(• (t+l) - SC_NSF (• t) (o t)) /\
(p t = SC_OF (s t) (o t))"
);_
let SC_Corroct s now_definition
('SC_Corroct',
"! (sci :SCI) (s :timoC->s state) (e :timeC->s onv) (p :timoC->s_out)
(t ztlmoC) .
SC_Corroct sci • • p t =
SC_Ezec sci • • p t /\
SC ProC sci • • p t
.=>
SC PostC sci • • p t"
);;
let SCSot Correct - now definition
(,sCSot_Corroct',
-! (• :timoC->•_•tato) (o :ti_eC->•_env) (p :tixnoC->• out) •
SCSot_Corroct • • p - l(•ci:SCI)(t:timoC). SC_Correct sci • • p t"
close_thoory();j
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4 P1U Requirements Specification
This section contains the HOL listings for major portions of the PIU requirements specification. Spe-
cifically, it contains most of the definition for the PIU behavior associated with memory accesses initiated
by the local processor.
Subsection 4.1 contains the transaction-level specification for the PIU's handling of local-processor-ini-
tiated memory accesses. It contains two theories--piutaux_def defines PIU-level data structures and
piutransp_defdefines the PIU behavior itself.
Subsections 4.2-4.5 contain the transaction-level specifications for the P-Port, M-Port, C-Port, and R-
Port, respectively. Each subsection contains two theories, defining the port-level data structures and the
specifications themselves. Subsections 4.2 and 4.3 contain the abstraction predicates for the P-Port and M-
Port, respectively.
4.1 PIU Transaction-Level Specification
This section contains the theories piutauxp_def and piutransp_def, defining the PIU transaction-level
data structures and interpreter.
Pile: piutauxp_daf.ml
Author: (c) D.A. Fura 1992-93
Date: 2 March 1993
This file contains types and definitions for the transaction-level
specification of the PIU P-Process.
................................................................................




new theory 'piutauxp daf';!
map new_parent ['wordn_def't'array_daf';'ineq't'piuaux_def,];;
new_type abbrev ('wordn', ":num->bool") ; ;
new_type abbrev ( 'wordnn', ": num->wordn") ; ;
................................................................................




'PI ffi PWriteLM I PReadLM I PWritePIU l PReadPIU I PWriteCB l
PReadCB';;
................................................................................






'pbmop = PBM_WritsLM J PBM_WritePIU J PBM WriteCB J PBM_ReadLM i
PBM ReadPIU I PBM_ReadCB I PBM_Illegal';;
% P-Bus Slavs Opcodes
let pbsop =
dsfine_typs 'pbsop'




'mbmop - M_M_WritoLM i MBM_ReadLM [ MBM_Idlo l MBM_IIIogaI';;
M-Bus Slave Opcodes %
let mbaop =
define_type 'mbsop"












'ibsop - IBS_Ready } IBS_Idle I IBS_Illegal';;
% I-Bus Arbitration-Master Opcodes %
let ibamop
define_type ,ibamop'




'ibasop - IBAS_Roady [ IBAS_IIIogaI_;;
% Envlronment-Reset Master Opcodeg %
lot ormop =
doZino_typo 'ormop °
'ex_p = ERM_NoRosot I ERM_IIIogaI';;
% Internal-Roast Master Opcodos
lot rmop =
doflno_typo 'r mop'
,r mop = RM NoResot I RM_Illogal';;
................................................................................




'targ = LM [ PIU [ CB';;
lot plut_|tato -
define_type 'piut_state'
'piut_steto - PIUTStato wordnwordn wordn wordn wordn wordnwordn
wordn wordn wordn wordn wordn efsm_ty';;
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"RT_icrS (PIUTStato RT icr RT_gcr RT ccr RT sr RT ctr0_in RT_ctrl_in
RT_ctr2 in RT ctr3_in RT_ctr0 RT_ctrl RT ctr2 RT ctr3
ST fsm_stato)
= RT_icr";;




"RT_gcrS (PIUTState RT_icr RT__cr RT_ccr RTar RT_ctr0_in RT_ctrl_in
RT_ctr2_in RTctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3
ST fsm_stato)
= RT_gcr";;




"RTccrS (PIUTStata RT_icr RT_gcr RT_ccr RTsr RT_ctr0_in RT_ctrl_in
RT_ctr2 in RT_ctr3_in RT_ctr0 RT_ctrl RT ctr2 RT_ctr3
BT_fsm_stata)
= RT_ccr";;




"RT_srS (PIUTStata RT_icr RT_gcr RT_ccr RTsr RT_ctr0_in RT_ctrl_in
RT_ctr2_in RT_ctr3_in RT_ctr0 RT_ctrl RTctr2 RT_ctr3
ST_feb_state)
8 RT_sr";;




#RT_ctr0inS (PIETState RT_icr RTgcr RT_ccr RT_sr RT_ctr0_in RT_ctrl_in
RT ctr2_in RT_ctr3_in RT ctr0 RT_ctrl RT_ctr2 RT_ctr3
ST_Eel_grate)
= RT_ctr0 in";;




"RT_ctrl_inS (PIUTStato RT_icr RT_gcr RTccr RTsr RT_ctr0_in RT_ctrl_in
RT_ctr2_in RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3
ST_Egm_stato)
• RT ctrl_in";;




#RT_ctr2_inS (PIUTStata RT_icr RT gcr RT_ccr RT 8r RT ctr0_in RT ctrl_in
RT_ctr2_in RT_ctr3_in RT_ctr0 RTctrl RT_ctr2 RT_ctr3
ST_fsm state)
RT_ctr2_in";;




#RT_ctr3_inS (PIUTState RT_Icr RT_gcr RT_ccr RT_mr RT_ctr0_In RT_ctrlin








"RT_ctr0S (PIUTStete RT_icr RT_gcr RT_ccr RT mr RT ctr0_in RT_ctrl_in
RT_ctr2 in RT ctr3 in RT_ctz0 RT_ctrl RT_ctr2 RT_ctr3
ST fsm stets)
= RT ctr0"_;




"RT_ctrlS (PIOTState RT_icr RT_gcr RT_ccr RT 8r RT ctr0_in RT ctrl in
RT_ctr2_in RT ctr3 in RT_ctr0 RT ctrl RT_ctr2 RT_ctr3
ST fgm_stete)
= RT_ctrl";;




"RT ctr2S (PIUTState RT icr RT_gcr RT_ccr RT_Sr RT_ctr0_in RT_ctrl_in
RT_ctr2_in RT_ctr3_in RT ctr0 RT ctrl RT_ctr2 RT_ctr3
ST_fglk_state)
= RT_ctr2";J




"RT=ctr3S (PIUTState RT_icr RT_gcr RT_ccr RT 8r RT_ctr0_in RT ctrl in
RT_ctr2_in RT_ctr3in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3
ST_fmuk_stets)
= RT_ctr3";;




"ST_fsm_mtatsS (PIUTStste RT_icr RT_gcr RT_ccr RT sr RT_ctr0 in RT ctrl in





1st PIUTSteto_seloctors_Work = prove thm
(,PIUTStete_sslectors_Work',
"1 (8 ,piut_mteto)
m - (PIUTSt&te (RT icrS 8) (RT_gcrS m)(RT_ccrS 8)(RT_mrS m)(RT ctr0_ins m)
(RT_ctrl_l_s m)(RT_ctr2_inS s) (RT_ctr3_inS m)(RT_ctr0S J)
(RT ctrlS 8)(RT ctr2S m)(RT_ctr3S 8) (ST fsn__statsS J))",
GENTAC















let PB_Opcodo_inE = now_rscursive definit$on
false
piut_env
' PB_Opcode inE '
"PB Opcode_inE (PIUTEnv PB_Opcode_In PB_A_ in PB_Dat& i_ PB_BS_in
PB_BE_in PB_Lock_in MB_Opcode_in MB_Data_in
CB_Opcode_in CB_Data_in ERM Reset_in)
,= PB Opcode in";;




"PB_Addr_inE (PIUTEnv PB_Opcode In PB_Addr_in PB_Deta in PB_BS_in
PB_BE_in PB_Lock_in MB_Opcodo_in MB Data in
CB_Opcodo_in CB_Data_in ERM_Rosot In)
= PB_Addr_In" a ;




"PB Data_inE (PIUTEnv PB_Opcode in PB_Addr in PB Data in PB BS in
PB_BE_in PB_Lock_in MB_Opcodo_in MB_Data_In
CB_Opcodo_in CB_Data_In ERM_Rosot_in)
,= PB_Data_in"; 3
lot PB_BS_iztE = now rocursIvo_definition
false
piut_env
• PB BS_iDE '
#PB_BS_I_E (PIUTEnv PB Speeds in PB_Addr_in PB_Data_in PB_BS_in
PB_BE in PB_Lock_in MB_Opcode in MB_Data_in
CB_Opcodo_in CB_Data_in ERM_Rosot_in)
,, PB Bs_in";;




"PB BE_inE (PIUTEnv PB_Opcodo_in PB_Addr_in PB_D&t&_In PB_BS_in
PB_BE_in PB_Loak in MB_Opcodo_in MB_Data_in
CB_Opcodo_in CB_Data_in ERM_Rosot in)
,, PB BE_in";;




"PB Lock_inE (PIUTEnv PB_Opcode_in PB_Addr_in PB_Data_In PB BS in
PB_BE in PB_Lock_in MB_Opcodo_in MB_Data_in
CB_Opcode_in CB_Data in ERM_Reeet_in)
- PB_Lock_in" _ ;




"MB_Opcodo_iz_E (PIUTEnv PB_Opcodo in PB_Addr In PB Data in PB_BS in
PB Be_in PB_Lock_in MB_Opcode_in MB_Data_in
CB_Opcode_In CB_Data_in ERM_Remet_in)
= MB_Opcode_in # ; J




#MB_Data_inE (PIUTEnv PB_Opcod0_In PB_Addr_in PB_Data_in PB_BS_in








-CB_Opcode InE (PIUTEnv PB Opcode_in PB_Addr in PB_Data in PB_BS_in
PB_BE in PB_Lock_in MB_Opcode in MB Data_in
CB_Opcode_In CB_Data_in ERM Reset_in)
= CB Opcode_in";




-CB Data_inE (PIUTEnv PB_Opcode_in PB Addr in PB_Data_in PB_BS_in
PB_BE in PB_Lock_in MB_Opcoda_in MB Data_in
CB_Opcode_in CB_Data_in ERM_Reset_in)
= CB Data_in"; ;




-ERM_Remat_inE (PIUTEnv PB_Opcode_in PB_Addr_in PB_Data_in PB BS_in
PB_BE in PB_Lock_in MB_Opcode_in MB Data in
CB Opcodo_In CB_Data_in ERM Rom0t In)
= ERM_Reset in";;
let Env_CASES =
prove_cases thm (provm_induction_thm piut_env) ;
let PTEnv_Selectorm_Work = prove the
( ,PTEnv Selectors_Work ',
"! (e _piut_env) .
• = (PIUTEnv (PB_Opcoda_i_E m) (PB_Addr_iDE e) (pB Data_inE $)
(PB_BS inE e) (PB_BE_i_E e) (PB_Lock_inE e} (MB_Opcode_inE e)
(MB_Data_inE e) (CB Opcode_inE e) (CB_Data_inE e)
(ERM_Romet_inE e) ) ",
GEN_TAC
THZN STRUCT CASES_TAC (SPEC "e*piut_mnv" Env CASES)
THEN REWRITE_TAC [PB_Opcode_inE; PB_Addr inE; PB Data_InE;
PB_BS InE; PB BE_inE; PB_Lock_inE; MB_Opcode_inB_
MB_Data_inZ; CB_Opcode inE; CB Data_inB; ERM_Reset_inE]
)I;
................................................................................
Abstract data type for the output.
................................................................................
let plut out =
define type 'piut out'
'piut_out = PIUTOut pbmop wordnn
mbmop worctun wordnn wordn
cheep wordn wordnn wordn wordnn' ; ;
let PB_Opcode_outO -- nmw_recursivm deflnition
false
piut_out
, PB_Opcode_out O '
-PB_Opcode outO (PIUTOut pB Opcode out PB Data out MB_Opcode_out
MB Addr_out MB Data_out MB BS_out CB_Opcods_out
CB_Addr out CB_D&ta_out CB_BS out CB BE out)
,, PB_Opcode_out" ; 1




-pB Data_outO (PIUTOut PB Opcode_out PB_Data_out MB_Ol_code_out
MB_Addr out MB_Data out MB BS_o_lt CB_Opcode_out
CB_Addr out CB Date_out CB_BS_out CB_BE_out)
i PB_Data_out"; I




=MB_Opaode_outO ( PIUTOut PB_Opcode_out PB Data_out MB_Opcode_out
MB..Acklr_out MB_Data_out )m_BS_out CB Opcode_out
CB_A_ out CB_Data_out CB_BS_out CB BE out)
z MB_Opcode_outN; ;
let MB__dr_outO = new recursive_deflnition
falme --
piut_out
' MB_&ddr_out O '
"MB_Addr_outO (PIUTOut PB_Opcode_out PB_Data_out MB_Opcode_out
MB_Addr_out MB_Data_out MB BS_out CB_Opcode_out
CB Addr_out CB_Data_out CB_BS_out CB_BE_out)
= MB Addr_out "; ;
let MB_Data_outO : new_recursive_definition
false
piut_out
'MB Dat a_outO '
"MB_Data_outO (PIUTOut PB Opcode_out PB Data_out MB_Opcode_out
MB_Addr_out MB_Data_out MB_BS_out CB_Opcoda_out
CB_Addr out CB_Data_out CB_BS out CB BE out)
= MB_Dat&_out"; ;
let MB_BS_outO ,z new_recurmive_definitlon
false
piut out
• MB_BS_out 0 '
mMB_BS_outO (PIUTOut PB_Opcode_out PB Dat&_out MB Opcode out
MB_Addr_out MB_Data_out MB_BS_out CB_Opcode_out
CB_Addr_out CB_Data out CB BS out CB_BE_out )
= MB_BS_out" ; ;




#CB_O_code_outO (PIUTOut PB Opcode_out PB_Data out MB_Opcode_out
MB__A__dr_out MB_Data_out MB BS_out CB_Opcode_out
CB_Addr_out CB_Data_out CB BS_o_at CB BE out)
: CB Opcoda outN;;
let CB_Addr_outO . new_recursive_dafinition
falme
piut out
' CB_Addr_out O '
uCB Ad__outO (PIUTOut PB_Opcode_out PB_Data_out MB_Opcoda_out
MB_Addr_out MB_Data_out MB_BS_out CB_Opcoda_out
CB_Addr out CB_Data_out CB_BS out CB_BE_out)
= CB Addr_out"; ;




"CB_Data_outO (PIUTOut PB Opcoda_out PB_Data_out MB_Opcoda out
MB__xldr_out MB_Data_out MB_BS_out CB_Opcode_out
CB Addr_out CB_Data_out CB_BS_out CB_BE_c_It)
=, CB_Data out";;




NCB BS autO (PIUTOut PB Opeoda_out PB Data_out MB_Opaode_out
MB_Addr_out MB_Data_out MB_BS_out CB_Opcode_out
CB_Addr_out CB_Data_out CB_BS_out CB_BE out)
: CB_BS_out#; ;
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"CB_BE_outO (PIUTOut PB •pc•de out PB_Deta_out MB •pc•de_out
MB_Adctr_out MB Date out MB_BS out CB_Opcode_out
CB_Adctr_out CB Date out CB_BS_out CB BE_out)
m CB_BE_out"; ;
let Out CASES =
prove_cames_thm (prove_Induction_thm piut out) ; ; -
let PTOut_Selectorm_Work -- prove_ibm
(, PTOut_Selmctorm_Work ',
-! (p .piut out)
p = (PIUTOut (PB_Opcode_o_ztO p) (PB_Dat& out• p) (MB_Opcode out• p)
(MB Addr_outO p) (MB D&te out• p) (MB_BS out• p)
(CB •pc•de_out• p) (CB_Addr_outO p} (CB Data_out• p)
(CB_BS_outO p} (CB_BE out• p)}#,
GEN TAC
THEN STRUCT CASES TAC (SPEC "p#piut_out" Out_CASES)
THEN REWRITE_TAC [PB_Opcode out•; PB Data_out•; MB_Opcode_outO;
MB ActOr_out•; MB_Data_outO; MB_BS_outO; CB_Opcode out•;





let CBumAddrP - new_definition
( ,CBumAddrP ',
"I (e zwordn) . CBumAddrP a - ELEMENT a (29)"
);;
let PRegAddrP - new_definltion
( ,PRegAddrP ',
"! (a swordn) .
pRegAdctrP a - -(ELEMENT • (29)) /\ (SUBARRAY • (23,22) z WORDN 1 3} #
);;
let LMemAddrP = new definition
( ,LMemAddrP ',
"! (a zwordn) .
LMemAddrP • = -(ELEMENT a (29)) /\ -(SUBARRAY • (23,22) - WORDN i 3)"
let Reg0P = new definltion
( 'Reg0P ',
"! (a _wordn) . Rog0P a • PRegAddrP a /\ (SUBARRAY • (3,0) . WORDN 3 0)"
let ReglP = new_definition
( 'Reg IP ',
"! (a zwordn) . ReglP • = pRegAddrP • /\ (SUBARRAY a (3,0) = WORDN 3 i)"
);;
let Reg2P = new_definition
( 'Reg2P',
"! (a zwordn) . Rog2P • • PRegAddrP • /\ (SUBARRAY a (3,0) - WORDN 3 2]"
let Rmg3P = new definition
( ' Reg3 P ',
"! (a _worch_) . Reg3P a - PRegAddrP a /\ (SUBARRAY • (3,0) = WORDN 3 3)"
);;
let Reg4P = new_definition
( 'Rmg4P',
#! (a swordn) . Reg4P a - PRegAddrP • /\ (SUBARRAY a (3,0) . WORDN 3 4) #
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let RegSP m new definition
('RegSP',
"! (a _wordn) RegSP • = PRegAddrP • /\
);;
SUBARRAY • (3,0) = WORDN 3 5) "
let Reg6P s new_definition
('Reg6P',
"! (• swordn) Reg6P • - PRegAddrP • /\
);;
SUBARRAY • (3,0) = WORDN 3 6)"
let RogTP - new definitlon
('RogTP',
#! (• twordn) Rog7P a = PRegAddrP • /\
};;
SUBARRAY a (3,0) = WORDN 3 7)"
let Rog8P - new definition
('Rog8P',
"! (• :wordn) RegSP a - PRegAddxP • /\
);7
SUBARRAY a (3,0) - WORDN 3 8)"
let RoggP = new_definitlon
('Rog9P',
"l (• zwordn) ReggP • . PRegAddrP a /\
)77
SUBARRAY • (3,0) - WORDN 3 9)"
let RoglOP - new_definltion
('RoglOP',
"! (a _word_) RoglOP a s PRegAddrP • I\
}77
SUBARRAY • (3,0) z WORDN 3 10)"
let RegllP z new_definition
('RegllP',
"l (• zwordn) RegllP • - PRegAddrP • /%
);7
SUBARRAY a (3,0) - WORDN 3 11)"
let Regl2P = new_deflnition
('RogI2P',
"l (• zwordn) Regl2P a = PRegAddrP a I\
);7
SUBARRAY • (3,0) - WORDN 3 12)"
let Kegl3P s new_definltion
('Regl3P',
"t (a _wordn) Regl3P a m PRegAddrP • /\
)77
SUBARRAY • (3,0) - WORDN 3 13]"
let Regl4P - new_definition
('RogI4P',
"I (• zwordn) Regl4P • = PRegAddrP • /\
);;
SUBARRAY a (3,0) - WORDN 3 14)"
let RogI5P - new_definltion
('RoglSP',
"! (a zwordn) ReglSP • . PRegAddrP • /\
);7
SUBARRAY • (3,0) = WORDN 3 iS)"
close_theory();;
Filel piutransp_def.ml
Authors (c) D.A. Fur• 1992-93
Dates 2 March 1993
This file cent•ins the transaction-level behavioral specification for the
P-Process for the FTEP PIU, an ASIC developed by the Embedded Processing
Laboratory, Boeing High Technology Center. The P-Process defines memory
access transactions initiated by the local P_ processor.
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set flag ('timing', true);;




new type abbrev ('timeT',N:num");;
let REP_ty = abs_typo_info [theorem 'pluaux_dof' 'REP');;
let PStable_Steto_NSF - new_deflnition
(,pstablo_State_NSF',
"! (8 :piut otato) (e :piut_onv) •
PStablo_State_NSP • • -
let now RT_icr = RT_icrS • in
let new_RT_gcr m RT_gcr8 • in
let now_RT_ccr - RT_ccr8 • in
let now RT_Sr - (ARBNzwordn) in
let now_RT_ctr0_in m RT ctr0 ins • in
let new_RT ctrl_in - RT ctrl_inS • in
let new_RT ctr2_in - RT_ctr_ ins • in
let now_RT_ctr3_in - RT_ctr3 ins • in
let now RT_ctr0 - RT ctr08 • in
let now RT_ctrl - RT_ctrlS • in
let now_RT ctr2 - RT_ctr2S • in
let now_RT_ctr3 - RT ctr3S • in
let new_ST_lent_state : ST_f•m_•tateS s in
(PIUTState new RT_icr new RT_gcr new RT_ccr new RT_sr now_RT_ctr0 in
new RT ctrl_in now RT_ctr2 in now_RT_ctr3_in new_RT ctr0
new_RT_ctrl now RT_ctr2 now_RT_ctr3 new_ST_f•m_•tate)"
);;
let PWrito PIU NSF = new_definition
(,PWrite PZU_NSF',
-! (• zpiut_stete) (e _plut_onv) .
PWrite_PIU NSF • • -
let RT Icr - RT_icrS • and
RT_gcr - RT_gcrS • and
RT ccr = RT_ccrS • and
RT ctr0_In - RT ctr0_inS • and
RT_ctrl in - RT_ctrl_inS • and
RT ctr2 in - RT_ctr2_inS • and
RT_ctr3_in - RT ctr3 ins • and
RT ctr0 z RT_ctr0S • and
RT ctrl - RT_ctrI8 • and
RT_ctr2 m RT_ctr2S • and
RT ctr3 t RT_ctr3S • in
let PB_Addr_in = PB_Addr_inE • and
PB_Dete_in - PB_Dete inE • and
PB_BS_in s PB_BS inZ • and
PB BE_in i PB BE_inE • in
let now_RT icr -
(((Rog0P PB_Addr_in} /\ (VAL 1 PB_BS_in - 0)) i,
(ANDN 31 (ELERDBNT PB_Data in (0)) RT_icr) I
((ReglSP PB_Addr_in) /\ (VAL 1 PB_BS_in - I)) -,
(ANDN 31 (ELEMZNT PB_Data_in (i}) RT icr) I
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((Reg14P PB_Addr in) /\ (VAL 1 PB BS_in - 2)) ->
(ANDN 31 (ELEMZNT PB_D&tl_in (2)) RT_Icr) I
((Regl3P PB_Addr_in) /\ (VAL 1 PB BS_in = 3)) ->
(ANDN 31 (ELEMENT PB_Data_in (3)) RT_icr) I
(ReglP PB Addr_In) ->
(ORN 31 (ELEI_NT PB_Dat&_in (0)) RT_icr) I
((Reg0P PB_Addr_in) /\ (VAL 1 PB BS_in >= i)) ->
(ANDN 31 (ELEMENT PB_Dat&_in (I))
(ORN 31 (EleMENT PB_Data in (0)) RT_icr)) I
((ReglSP PB_Addr_in) /\ (VAL 1 PB BS in >= 2)) ->
(ANDN 31 (ELEMZNT PB_Dat&_in (2)) --
(ORN 31 (ELEMENT PB_Data ill (i)) RT_icr)) I
((Regl4P PB_Addr_in) /\ (VAL 1 PB_BS_in >- 3)) =>
(ANDN 31 (ELEMENT PB_Data_in (3)}
(ORN 31 (ELEMXNT PB_Data_in (2)) RT_icr)) I RT icr) in
let new_RT_gcr n
((Reg2P PB_Addr_In) -> ELEMENT PB_Data_in (0) I
(ReglP PB Addr_In /\
(VAL 1 PB BS_in >= I)) 8> ELEMENT PB_Data_in (i) I
(Reg0P PB_Addr in /\
(VAL 1 PB_BS_in >- 2)) -> ELXM]LqT PB_Data_in (2} I
(ReglSP PB Addr in /\
(VAL i PB BS_in >- 3)) .> ELEMENT PB_Data_in (3) I RT gcr) in
let new_RT_ccr m
((Reg3P PB_Addr_in) m> ELEMENT PB_Data_in (0) i
(Rog2P PB_Addr in /\
(VAL 1 PB_BS_In >= I)) => ELEMINT PB Data in (1) I
(ReglP PB_Addr_in /\
(VAL 1 PB_BS_In >= 2)) => ELEMXNT PB_Data_In (2) I
(Reg0P PB_Addr_in /\
(VAL 1 PB BS_in >- 3)) -> ELEMENT PB_Data_In (3) I RT_ccr) in
let new_RT_sr - (ARBN:wordn) in
let new__RT_ctr0 i_
((Reg8P PB_Addr in) => ELEMENT PB_Data_In (0) i
(RegTP PB_Addr_In /\
(VAL 1 PB_BS_in >m i)} -> ELEMENT PB_Data_In (i) I
(Reg6P PB_Addr_In /\
(VAL 1 PB_BS_in >n 2)) => ELEMENT PB_Data_In (2) I
(RegSP PB_Addr_In /\
(VAL 1 PB_BS_in >- 3)) -> ELEMINT PB_Data_in (3) i RT_ctr0 in) in
let new_RT_ctr1_in -
{(Reg9P PB_Addr_In) -> ELEMENT PB_Data_in (0) I
(Reg8P PB_Addr_in /\
(VAL 1 PB_BS_In >m I)) -> ELEMZNT PB_Data_in (i)
(RegTP PB_A_xlr in /\
(VAL I PB_BS In >- 2)) -> ELEMENT PB_Data_in (2)
(Reg6P PB_A_klr in /\
(VAL I PB_BS_in >n 3)) -> ELEMENT PB_Data_in (3)
let new_RT_ctr2 in -
((Regl0P PB_Addr_in) -> ELEMENT PB_Data_in (0) I
(ReggP PB_Addr_in /\
(VAL 1 PB_BS in >n I)) -> ELZMENT PB_Data In (i)
(Reg8P PB_Addr_In /\
(VAL 1 PB_BS_in >= 2)} -> ELEMENT PB_Datl_In (2)
(RegTP PB_Addr_in /\
(VAL 1 PB_BS_in >- 3)) -> ELEMENT PB Data_In (3)
let new RT ctr3_in -
((RegllP PB_Addr_in) .> ELEMENT PB_Data_in (0) I
(Reo10P PB_Addr_in /\
(VAL 1 PB_BS_in >8 i)) -> ELEMENT PB_Data_in (i}
(ReggP PB_Ad__In /\
(VAL 1 PB_BS_in >- 2)) -> ELXMENT PB_D&ta_in (2)
(Reg8P PB Addr in /\
(VAL 1 PB_B8 in >- 3)) -> ELEMRNT PB_Data_in (3)
let new_RT_ctr0 •
((Reg12P PB_Addr_In) -> E_ PB_Data_in (0) I
(Reg11P PB_Addr_In /\
(VAL 1 PB Bs_in >z
(Regl0P PB__in /\
(VAL 1 PB_BS_in >s
(ReggP PB_A_dr_in /\








1)) -> ELEMENT PB_Dat& in (I) I
2)) -> ELIMXNT PB Dat&_in (2) I
3)) -> ELEMXNT PB_Data_in (3) I RT_otr0) in
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(VAL 1 PB Bs_in
let new RT ctr2 8
((RoglaP PB Addr in)
(Reg13P PB_Addr_in
(VAL 1 PB_BS_in
.> ELEMENT PB_Data In (0) I
/\
• m 1)) .• ELEMZNT PB_Data_in (i)
/\
• - 2)) -• ELEMENT PB_Data In (2)
/\
• = 3)) =• ELEMZNT PB_Data_in (3)
=> ELEMENT PB_Data in (0) I
/\
• - i}) -> ELEMENT PB_Data_in (i)
I
I






(VAL 1 PB_BS_in >- 2)) =>ELEMENT PB_Data in (2)
(Reg11P PB_Addr_in /\
(VAL 1 PB_BS in •= 3)) .• ELEMZNT PB_Data in (3)
let new RT ctr3
((ReglSP PBAd_Lr_in) -> ELEMENT PB_Data_in (0) I
(RegldP PB_Addr_in /\
(VAL 1 PB_BS_in >- 1)) -• ELEMENT PB_Data_in (i) I
(Rogl3P PB_Addr_In /\
(VAL 1 PB_BS_in •- 2}) -> KLEMXNT PB_Data_in (2) I
(Rog12P PB Addr in /\
(VAL i PB BS_in •- 3}) -• ELEMENT PB_Data_in (3) I RT ctr3) in
let new_ST_flm_Itate z ST_fsm stateS s in
(PIUTState now_RT_icr new_RT_gcr now RT_ccr now RT_sr now RT_ctr0_in
now_RT_ctrlin new_RTctr2_in new_RTctr3_in now_RT_ctr0
new_RT ctrl new RT ctr2 new_RT ctr3 now ST_fsm 8tat•)"
let PWritoLM_OF - newdefinltlon
(,PWriteLM OF',
-! (rap t^l%EP_ty) (i :piut state) (e :piut_env} .
PWritoLM_OF rap s • -
let PB_Opcode_out - PBSRoady in
let PB_Data_out - (ARBNlnum-•wordn) in
let MB_Opcode_out - MBMWriteLM in
lot be - VAL I (PB_BS_inE o) in
let a0 z PB_Addr_inE • in
l•t a0_0 - ALTER ARBN (0) e0 in
l•t el_0 = ALTER a0_0 (1) (be • 0 =• (INCN 18 a0) I ARBN) in
let •2_0 - ALTER el_0 (2} (b• • 1 =• (INCN 18 (INCN 18 a0)) I ARBN) in
let a3_0 = ALTER a2_0 (3) (be • 2 =• (INCN 18 (INCN 18 (INCN 18 a0)))
I A._.BN) in





















dO - ELEMENT (PB_Data InE e) (0) in
dl s ELEMENT (PB_Data_inE e) (I) in
d2 - ELEMENT (PB_Data_inR e) (2) in
d3 - ELEMXNT (PB_Data_InE o) (3) in
m0 - Ham_Dec rap (ELEMENT (MB_Data_inE e) (0)) in
ml - Ham_Dec rep (ELEMXNT (MB_Date_inE e) (I)) in
m2 = Ham Dec rap (ELEMXNT (MB_Data_inE 0) (2)) in
m3 - Ham_D•c top (ELXMZNT (MB Data_inE •) (3)) in
boo = ELEMENT (PB_BR_InE e) (0) in
bel = ELEMZNT (PB_BE_inE e) (i) in
be2 _ ELEMENT (PB_BE_I_E
be3 = ELEMENT (PB_BE_inE
o00 - ELEMENT be0 (0) ->
o01 - ELZMXNT be0 (i) ->
002 • ELEMENT be0 (2) _>
003 - ELEMSNT be0 (3) ->
oi0 - ELB_NT b•l (0) _>
oli • ELEMZNT bol (1) ->
o12 - ELEMXNT b•l (2) ->
o13 - ELEMENT b•l (3) ->
o) (2) in
e) (3) in
SUBAR_AY dO (7,0) I _Y m0 (7,0) in
S_Y dO (15,8) I SUBARRAY m0 (15,8) in
SUBARRAY dO (23,16) J SUBARRAY m0 (23,16) in
BUBARRAY dO (31,24) I SUBARRAY m0 (31,24) in
SUBARRAY dl (7,0) I SUBARRAY ml (7,0) in
SUBARRAY dl (15,8) J SUBARRAY ml (15,8) in
SUBARRAY dl (23,16) I SUBARRAY ml (23,16) in
SUBARRAY dl (31,24) I SUBARRAY ml (31,24) in
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lot 020 ,, ELBMBNT bo2 (0) =>
lot o21 ,. ELEMINT bo2 (1) =>
lot 022 ,, ELm_NT bo2 (2) ,,>
lot 023 = ELEMENT bo2 (3) =>
lot 030 - _LEMZNT bo3 (0) =>
lot o31 - ELEMENT be3 (1) ->
l"t 032 = ELEMENT be3 (2) ,,>
let 033 ,, ELEMENT bo3 (3) =>
lot d00 . MALTER ARBN (7,0) o00 in
let d01 ,, MALTER d00 (15,8) o01 in
let d02 - MALTER d01 (23,16) 002 in
let d03 - MALTXR d02 (31,24) 003 In
let dl0 - MALTER ARBN (7,0) o10 in
let dll - MALTER dl0 (15,8) oll in
let d12 ,_ MALTER dll (23,16) o12 in
let d13 ,, MALTER d12 (31,24) o13 in
let d20 ,, MALTER ARBN (7,0) 020 in
let d_l - MALTER (:120 (IS,8) o21 in
let d22 ,: MALTER d21 (23,16) 022 in
let d23 = MALTER d22 (31,24) 023 in
let d30 = MALTER ARBN (7,0) o30 in
let d31 8 MALTER d30 (15,8) o31 in
lot d32 = MALTER d31 (23,16) 032 in
lot d33 8 MALTER d32 (31,24) 033 in
let o0_0 ,, ALTER
let ol 0 _ ALTER
let. 02_0 ,_ ALTER
let
let
SUBARRAY d2 (7,0) I SUaARRAY m_ (7,0) in
SUBARRA¥ d2 (15,8) I SUBARRAY m2 (15,8) in
BUBARRAY d2 (23,16) i SUBARRAY m2 (23,16) in
SUBARRAY d2 (31,24) I SUBARRAY m2 (31,24) in
BUBARRAY d3 (7,0) I SUBARRAY m3 (7,0) in
SUBARRAY d3 (15,8) I SUBARRAY m3 (15,8) in
SUBARRAY d3 (23,16) J SUBARRAY m3 (23,16) in
SUBARRAY d3 (31,24) I SUBARRAY m3 (31,24) in
ARBN (0) (Ham_Eric rep d03) in
o0_0 (1) (Ms > 0 m> (Ham_Enc rep d13)
oi_0 (2) (bs • i -> (Ham_Eric rep d23)





let MB_BS_out - PB BS_inE • in
lot CB_Opcode_out . CBM_Idlo in
l•t CB_Addr out - (ARBNtwordn) in
l•t CB_D&ta_out - (ARBNsnum->wordn) in
l•t CB B8 out _ (ARBNxwordn) in
let CB_BE_out - (ARBNznum-•wor_n) in
(PIUTOut PB_opcod•_out PB_D&t&_out MB_Opcode_out MB_Addr_out MB_Dat&_out
MB_BB_out CB Opaode_out CB_Addr_out CB_D•t•_out CB_BS_out
CB_BE_out ) "
)1;
let PRoadLLM_OP . new d•finition
( ' PRoaaLM_OF ',
"! (top s^REP_t¥) (s zpiut_state) (• xplut_onv) .
PRo&dLM_OF rep • • :
let PB_Opcode_out - PBB_Ro&_y in
let PB_Data_out - MB Data__inE • in
let MB_Opcode_out . MBM_R•adLM in
l•t b0 - VAL 1 (PB_BS_inE e) in
let a0 - PB Addr_i_E • in
lot &0 0 - ALTER ARBN (0) a0 in
lot al_0 - ALTER a0_0 (I} (bg • 0 -• (INCN 18 a0) J ARBN) in
let &2 0 - ALTER •1_0 (2) (b• • 1 -> (INCN 18 (INCN 18 a0}) J ARBN) in
let a3_0 - ALTER a2_0 (3) (be • 2 m> (INCN 18 (INCN 18 (INCN 18 •0))}
I A]R]_I) in
let MB_Addr_out - •3_0 in
lot MB_Dat& out - (ARBNlnum->wordn) in
let MB_BS_out . PB_BB_inX • in
let CB_Opcodo_out . CBM_Idl• in
let CB__d(lr_out ,, (ARBNzwordn) in
let CB Dat&_out . (ARBNsnum->wordn) in
let CB BS_out I ( A_N I _r_) in
lot CB_BE_out - (ARBNznum->wordn) in
(PIUTOut PB_Opcode_out PB_Data_out MB_opcode_out MB Addr out MB_Dat&_out
MB BS out CB •pc•do_out CB__Addr_out CB_Data_out CB BS out
CB_Bl_c_t )"
);;
let PWritePIU_O¥ - new d•finltion
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('PWritePIU OF',
"! (rep ,^REP ty) (s ,piut state) (e :piut_env) .
PWritePIU_OF rep • • =
let pBOpcode_out - PBS_Ready in
let PB_Dataout = (ARBNznum->wordn) in
let MB_Opcode_out = MBM_Idle in
let MB Addr out = (ARBN_num-_wordn) in
let MB_Dataout - (ARBN:num-_wordn) in
let MB_BS out = (ARBNzwordn) in
let CB_Opcode_out - CBMIdle in
let CB_Addr_out - (ARBNzwordn) in
let CB_Dat&_out - (ARBNlnum->wordn) in
let CB_BS out - (ARBNzwordn) in
let CB_BE out = (ARBN:num->wordn) in
);J
(PIUTOut PB_Opcodeout PBData_out MB_Opcode_out _Addrout MB_Data_out
MB BS_out CB Opcode_out CB_Addr_out CB_Data out CB_BS out
CB_BE_out)"
._ RT icrS • I
=_ RT IcrS s I
=> RT_gcrS • [
=_ RT_ccrS s I
_ RT_srS • I
=_ RT_ctr0_inS s I
=_ RT_ctrl ins • I
=_ RT_ctr2_inS s I
._ RT_ctr3_inS • I
.> RT_ctr0S • I
=_ RT ctrlS • I
.> RT_ctr2S • i
.> RT ctr3S • I ARBN in
._ RT_icrS • I






.> RT_ctr2_inS s I
._ RT_ctr3_inS • I
._ RT_ctr0S s I
_> RT_ctrlS • I
.> RT_ctr2S s J
.> RT_ctr3S • I ARBN
.> RT_icrs s i
-> RT icrS • i
.> RT_gcrS • I
=> RT_ccrS s i
.> RT_srS s I
.> RT_ctr0_inS • i
=> RT ctrl_InS s I
.> RT_ctr2_InS • I




RT ctr3S s I ARBN
RT_icrS s J
RTicrS • I
let PReadPIU_OF = new_definition
(,PReaclPlqJ OF',
H! (rep :^REP_ty) (s :piut_state) (e :piut env)
PReadPIU_OF rep s • -
let pB Opcode_out m PBS Re&dy in
let bs - VAL i (PB_BS_AnE e) in







(Regl0P (PB Addr inB e)
(RegllP (PB_AddrlnE e)
(Regl2P (PB_Addr_InX e)
(Regl3P (PB_Addr inE e}
(Regl4P {PB_Addr_in_ e}
(ReglSP (pB__AddrinE e)
let dl _ (bs _ 0)
=_ (ReglSP (PB_Addr_i_E e)
(Reg0P (PBAcl_Er_inE e)
(ReglP (PB_Ac_ctrinE e) =>
(Recap (PB Ac_dr inE e) =>
(Re_3P (PB_A_ i_E e} ->
(Reg7P (PB_Addr_inE e) ->
(Re_SP (PB_Addr_inE e) _>
(Re_gP (PB_Addr_inE e)
(Regl0P (PB_A_dr_inE e}
(RegllP (pB Addr_inE e)
(Regl_P (pB Addr_in_ e)
(Reu13P (pB Addr_in_ e)
(Reg14P (PB_Addr_in_ e)
I ARBN in
let d_ = (bs > I)




(Recap (PB A_ inE e}
(Reu6P (PB_A_dr_i_E e)
(Re_7P (PB_Addr inE e)
(RegSP (PB_Acldr_InE e)
(ReggP (PBAddr_inE e)
(Re_10P (PB Addr_inE e}) =>
(RegllP (PB_Addr_inE e}) ->
(Regl_P (PB_Ad_ inE e)) =_
(Reg13P (PB__Addr_inE e)) =>
ARBN in
let d3 - (bs > _}
=> (Regl3P (PB_Addr_inE e}) =>












(Rogl$P (PB Addr_in_ e)) => RT__TcrS • I
(Rog0P (PB_Acldr_inE o) => RT ccrS • I
(RoglP (PB Ac_ir_inE e) => RT_srS • J
(Rog5P (PB Ad_ inZ e) => RT_ctrO ins • J
(Reg6P (PB_A_lz_inE e) => RT_ctrl_inS 8 J
(Reg7P (PB_Addr_i_ o) => RT_ctr2_inS • I
(RegeP (PB Ad__inE e) => RT_ctr3 i_S • J
(RoggP (PB_Ad4r_inB e) =• RT_ctr0S • J
(RoglOP (PB_Addr_inE e}) =• RT_ctrlS • J
(RogllP (PB_Addr_inE e}) => RT_ctr2S • J
(RogI2P (PB_Addr_inE e)) 8> RT_ctr3S • I ARBN-
I ARBN in
PB_Dat a_out =
ALTER (ALTER (ALTER (ALTER ARBN(0) dO)(1) dl)(2) d2)(3) d3 in
MB Opcode out = MBM_Idlo in
MB Addr_out = (ARBNznum-•wordn) in
B_Data_out = (ARBNznum-•wordn) in
MB_BS_OUt = (ARBN:wordn) in
CB Opcode_out • CB®f_Idlo in
CB_Addr_out = (ARBNzwor_n) in
CB_Data_out = (ARBNznum-•wor_Ln) in
CB_DS_out = (ARBNzwor_n} in
CB_BR_out = (ARBNznum-•wordn) in
(PIUTOut PB_Opcode_out PB_Data_out MB O_codo_out MB Addr_out MB_Data_out
MB_BS_out CB_Opcode_out CB_Addr_out CB_Data_out CB DS out
CB_BR_out ) #
);;
let PWritoCB_OF = new definition
('PWri_eCB_OF',
"2 (rap I^RZP_ty) (8 zpiu__•tate) (e :piut any) .
PWrlteCB OP rap • • n




















PB_Data_out = (ARBN:num-•wordn) in
B_Opcodo_out = MBM_Idlo in
B__xklr_out = (ARBN:num-•wordn) in
_B_Data out = (ARBN:num-•wordn) in
MB BS_out = (ARBN:woEdJ_) in
CB Opcode_out = CB__WritoCB in
CB_Addr_out • PB Addr_i -u • in
b• = VAL 1 (PB_BN_i_E e) in
dO = ELEMENT (PB_Data_iDJE a)
dl = ELEMENT (PB_Data_inE o)
= ELEMENT (PB_Data_inE a)
d3 = ELBMRNT (PB_Data_inR a)
o0 = ALTER ARBN (0) (Par_Eric
ol = ALTER oO (1) (b• • O =>
03 = ALTER ol (2) (b• > 1 =>
o3 = ALTER 02 (3) (bs • 2 =>
CB_Data_out = 03 in
CD BS_out = PB_B8 inE • in






(Par_Enc rap dl) I ARBN} in
(Par_Enc rap d2) I ARBN) in
(Par_Eric rap d3) I ARBN) in
(PIUTOut PB_Opcodoout PB_Data_out MBOpcode_out MBAddr_out MB_Data_out
MB_BSout CB_Opcode_out CB_Addr_out CB_Data_out CB_BS_out
CB_BE_out)"
);;
let PRoadCB_OF - new_definltion
('PReadCB OF',
"1 (rap Ia_Pty) (J :plut_etate) (e
PReadCB_OP rap • • =
let PB_Opcode_out = PBSRoady in
let be = VAL I (PD_BS_i_E e) in
let a0 = ELEMRNT (CB_Data_i_E o}
let dl = ELEMZNT (CB_Data_inE o)
let _ = EL_OIXNT (CB_Data_i_ o}
let d3 - ELEMENT (CB_Data_i_ e}
let o0 = ALTER ARBN (0) (Par_Dec
let el = ALTER o0 (i} (be • 0 m•







(Par_Dec rep dl) I ARBN) in
(Par Dec rap _) J ARBN) in
2OO
);I
let o3 = ALTER o2 (3) (be _ 2 => (Par_Dec rap d3)
let PB_Data_out = 03 in
let MB_Opcode_out = MBM_Idle in
let MB_Addr_out - (ARBN:num->wordn) in
let MB Data_out - (ARBN_num->wordn) in
let MB_BS out - (ARBN:wordn) in
let CB_Opcode_out - CBM ReadCB in
let cB_Addr_out - PB Addr inE • in
let CB_Data_out - (ARBN:num->wordn) in
let CB_BS_out = PB_BS_inE • in
let CB_BE_out - PB_BE_inE • in
I ARBN) in
(PIUTOut PB_Opcode_out PB_Data_out MB_Opcode_out MB_Addr_out MB_Data_out
MB BS out CB_Opcode_out CB_Addr out CB_Data out CB_BS_out
CB_BE out )"
let PIUP_Exec = new_definition
('PIUP_Exec',
"I ipi :PI) (m :tlmeT->piut_mtate) (e :timeT-_piut_env) (P stimeT->piut_out)
(t ztimeT) .
PIUP_Exec pi • • p t -
(ERM_Rosot i_E (o t) - ERM_NoRoeet} /\
((pi - PWrltoLM) -> (PB_Opcodo_inE is t) - PBM_WritoLM) I
(pi - PRoadLM) -> (PB_Opcodo_i_E (o t) - PBM_Ro&dLM) I
(pi - PWritePIU) n> (PB_Opcode_inE (e t) - pBM WritePIU) I
(pi = PReadPIU) -> (PB_Opcodo_inE (o t) - PBM_RoadPIU) I
(pi = PWriteCB) -> (pB Opcode_inE (e t) - PBM WriteCB)
% (pi - PReadCB) % I (pB_Opcode_izlE (e t) - PBM_ReadCB))"
);;
let PIUP_PreC = new_deflnition
(,PIUP_PreC',
-! (pi sPI) is ztimeT->piut_mtate) (e :timeT->piut_env} (p _timaT->piut_out)
(t _timeT)
PIUP PreC pi • • p t = (ST ram_stateS (e t) = SO)"
);;
let PIUP_PostC = new_definition
(,PIUP_PomtC',
-! (rap :^RRP_ty) (pi :PI) (e :timeT->piut state) (e :tlmeT->piut_env)
(p ztimeT->piut_out) (t :tlmeT) .
PIUP PoetC rap pi s • p t =
(pi - PWrlteLM) -> (is it+l) - PStable_State NSP is t) (e t}) /\
(p t - PWriteLM_OP rap (m t) (e t))) I
(pl - PReadLM) -> ((e (t+l} - pstable_State_NSF is t) (e t)) /\
(p t - PRoadLM_OP rap (m t) (e t})) I
(pi - PWritePIU} -> ((m (t+1) - PWrite_PIU_NeP (e t) (e t)) /\
(p t - PWritePIU_OP rap (m t) (e t))) I
(pi - PReaclPIU) -> (is (t+l) - pstable_etate_NSP (e t) (e t)) I\
(p t - PRaadPIU_OP rap (m t) (e t))) i
(pi - PWriteCB) -> ((e (t+l) - PStable_Stata_NSP (e t) (e t)) I\
iP t - PwriteCB_OF rap (e t) (e t))) I
% (pi = PReadCB) =_ % ((m it+l) . PStable_State_NSP is t) (e t)} /\
(P t - PReadCB_OF rap is t) (e t)))"
);;
let PIUP_Correct - new_definition
(,PIUP_Correct',
"! (rap taREP_ty) (pi :PI) is :timiT->piut_mtate) is :timeT->piut_env)
(p :timeT->piut_out) (t :timeT) .
PIUP Correct rap pi • • p t
PIUP_Exec pi m • p t /\
PIUP_PreC pi • • p t
PIUP_PomEC rap pi m • p t"
);;
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let PIUPSet_Correct = new_definition
('PIUPSet_Correct',
"! (rep ,^REP_ty) (• ztimeT->piut_•tate) (e ,timeT->piut_env} .
PIUPSet_Correct rep • • p = l(pizPI) (t_timeT). PIUP_Correct rep pi• • p t"
);;
close_theory();;
4.2 P-Port Transaction-Level Specification
This section contains the theories ptauxp_def, ptransp_def, and ptabs_def, defining the P-Port transac-
tion-level data structures, interpreter, and abstraction, respectively.
File, ptauxp_def.ml
Authorz (c) D.A. Fur• 1992-93
Date, 3 March 1993
This file contains types and definltlonm for the transection-level
specification of the P-Process of the PIU P-Port.
................................................................................
set_flag ('tlatiDg',true);l





map new parent ['paux_def'7'ineq'];_
new_type_a_brev ('time', ":num')l;
now_type_ah_rev ('timeT', #znum#};;
new_typo_abbrov ( 'wordn,, "xnum->bool") 71
now_typo_ah_rov [ 'wordnn,, "xnum->wordn-} ; ;
................................................................................




'PTI - PT_Wrlt• I PT Read';;
................................................................................




'p_ - PBM_WritoLM I PBM_WritoPIU i PBM_WriteCB I PBM_RoadLM I
PB__ReadPIU I PBM_RoadCB I PBM_IIIegaI';I
let pbsop =
deflnetype 'l_•op'
'pbsop - PBS Ready I PBS Illegal';;
2O2
let ibsop =
deflne_type ' ibsop '
' JJ_sop = IBS_Rsady I "rBS_'rllegal ' ; ;
lot iba_op =
de f ino_typo 'iblunop '
'ibgunop = IBAM_RoadM I IBAM_I11@gal ' ; ;
let J.bamop =
deflne_type ' lJ_asop '
'ihasop = I_J__Ready I IBAS_Illegal';;
lot rmop ,,
def ins_type ' zmop'
,troop = RM_NoRosot I RM_Illegal';;
lot targ_AxIc_ -
define_type 'targ_Axiom'
'targ = /._ l PIU l CB'i;
% ................................................................................




'pt_stato = PTState pfsm ty heel bool';;




"PT_fsm_stateS (PTStete PT_fsm state PT_r_t PT_lock_) = PT_fem_state";;




"PT_rqtS (PTState PT_fsHt_state PT_rqt PT_lock_) = PT_rqt";;




"PT_Iock_S (PTState PT_fsm st&re PT rqt PT lock_) = PT_lock_#;_
let State_CASES =
prove_cames_thm (prove_Inductionthm pt_state);;
let PTState_Selectorm_Work = prove_thm
(,PTState_Selectorm_Work',
"ts:pt_state.
8 = (PTStat@ (PT_fsxt_mtateS s) (PT_rqtS S) (PT_Iock_S s))",
GEN_TAC
THEN STRUCT_CASES_TAC (SPEC "mxpt_mtate" State_CASES)
THEN REWRITE_TAC [pT_fsm_mtateS;PT_rqtS;PTlock_S]
................................................................................




'pt_env = PTEnv pbmop wordn worcLnn wordn worcLnn heel ibsop wordnn
ibamop rmop';;




• PB Opcc_e i_'
"PB_Opcode_t_ (P_nv PB_Opeode_in pB__ttn PB_Data_4n PB_BS_in
PB_BE_in PB_Lock_in IB_Opcode_in IB_Data_in
IBA_Opcode_In Rst_Opcode_in)
= PB_Opcode_4n-; ;




"PB Addr inE (PTEnv PB 0peoria_in PB_Addr_in PB_Data_in PB_BS_in
PB BE In PB_Lock_in IB Opcoda in IB_Data_In
IBA_0pcods_ln Rst_Opcoda_in)
= PB Addr_in #; ;
let PB_Data II_E = new_recurslva_deflnltion
false
pt anv
, PB Dat a_iIIE '
"PB_Deta_inE (PTEnv PB_Opcods in PB Addr_in PB_Data_in PB_BS_in
PB_BE_In PB_Lock_iD IB Opcode in IB_Data_In
IBA_Opcoda in Rst_0pcoda_in)
= PB_Date_in"; ;
let PB_BS ID_ - new_recursive_definltion
false
pt_onv
, PB BS_i_E '
#PB_BS_inE (PTEnv PB Opcodo_In PB_Adc__in PB_Data in PB BS_in
PB_BE_In PB_Lock_in IB_Opcode In IB_Data in
IBA_Opcode_in Rst_Opcode_in)
= PB BS_In"; ;
let PB_BE_inE = new_recursive dafinltion
false
pt_env
• PB BE_iz_E '
"PB BE_i_ (PTEnv PB_Opcods_in PB__iD PB_Data_in PB_Bs_in
PB BE in PB Lock_in IB Speeds_in IB Data_in
IBA_Opcode_In Rst_Opcode in)
- PB_BE_in" ; ;




#PB_Lock_inE (PTEnv PB_Opcode_4n PB_Addr_in PB_Data_in PB_BS In
PB_BE In PB_Lock_in IB_Opcode in IB_Data In
IBA_0pcode_In Rst_0pcode_in)
PB_Lock_in"; ;




"IB_Opcode inE (PTEnv PB 0peoria_in PB_Addr 4n PB Det&_in PB_BS_In
PB_BE_in PB_Lock in IB_Opcode_in IB_Dat&_in
IBA Opcode_in Rst_Opcoda in)
- IB_Opcoda_in- _ ;
let IB Data_inE = naw_recursivs_definition
false
pt_anv
• IB_Deta inE '
"IB_Data_inE (PTEnv PB_Opcods in PB_Addr in PB_Data_in PB BS_in
PB_BE_In PB Lock in IB_Opcode in IB_Deta_in
IBA_Opcode_in Rs t_Opcode_in )
a IB_Dete_in"a J






-IBA_Opcode_inE (PTEnv PB Opcode_in PB_Addr_in PB_Data in PB_BS_in
PB_BE_in PB_Lock_in IB Opcode_in IB Data_in
IBA_Opcode_in Rst_Opcoda in)
= IBA Opcode_in"; ;




-Rat Opcode InE (PTEnv PB_Opcode_in PB_Addr in PB Data_in PB BS in
PB_BE_in PB Lock_in IB_Opcode in IB_Data in
IBA_Opcode_in Rat _Opcode_in )
= Rst_Opcoda_in": ;
let Env CASES ,=
prova_camem_thm (prove induction_thm pt any) ;
lot PTEnv selectors Work = prove_thm
( , PTEnv_Selactorm_Work ',
# t • spt_anv.
• = (PTEnv (PB_Opcode_inE e) (PB_Addr_inE e) (PB_Data_inE e) (PB BS InK a)
(PB_BE_i_E e) (PB_Lock_inE e) (IB_Opcode_inE e)
(IB_Data_inE e) {IBA_Opcode inE e) (Rat Opcoda_inE e))",
GEN TAC
THEN STRUCT_CASES_TAC (-qPEC "a:pt_env" Env_CASKS)
THEN REWRITE_TAC [PB_Opcoda_inE; PB Addr_inE; PB_Data_inR; pB BS_inE;








°pt_out = PTOut pbmop wordn wordnn wordn wordnn heel
ibamop
pbsop wordnn' ; ;
lot IB_Opcode autO = new recurslve_definition
false
pt_out
• IB_Opcode autO '
-IB Opcode autO (pTOut IB Opcoda out IB_Addr_out IB Data_out IB BS_out
IB BX_out IB Lock_out IBA_Opcode_out pB Opcoda_out
PB_Dete out )
= IB_Opcoda_out"a !
let IB_Addr autO = naw_recursive_definition
false
pt out
' IB_Addr_out 0 '
"IB_Addr_outO (PTOut IB_Opcode_out IB_Ad__out IB_Data_o_It IB_BS out
IB_BE out IB Lock out IBA_Opcoda out PB Opcoda_out
PB_Dat a_out )
= IB_Addr_out"i ;
lot IB_Data_outO - new__recursive_definition
false
pt out
' IB_Dat a_out 0 '
"IB_Data_outO (PTOut IB_Opcode_out IB_Addr out IB Data_out IB_BS out
IB_BE_out IB Lock out IBA_Opcoda_out PB_Opcode_out
PB_Dat a_out )
= IB Data_out"j;




' IB_BS_out 0 _
"IB BS autO (PTOut lB_Opcode_out ZB Addr_out ZB_Data out IB_BS_out
ZB_Bl_out ZB Lock out IBA_Opcoda_out PB_Opcode_out
PB Data_out )
= IB_BS_out#; ;
lot IB_BE_outO = new_recurslva dsfinltion
falme
pt_out
' IB BE_outO ' - -
"IB BE outO (PTOut IB Opcods_out IB_Addr_out IB Data_out IB_BS_out
IB_BE_out IB_Lock_out IBA_Opcode_out PB_Opcode_out
PB_Dat a_out )
= IB BE out";;
let IB_Lock_outO = nsw_racursive_definition
false
pt_out
' IB_Lock_out O '
"IB_Lock_outO (PTOut IB_Opcode out IB_Addr_out IB_Data_out IB BS out
IB BE_out IB_Lock_out IBA_Opcoda_out PB Opcode out
PB_Dat a_out )
= IB_Lock_out" ;




"IBA Opcods_outO (PTOut IB Opcods_out IB_Ad__out IB_Data_out IB_BS_out
IB_BE_out IB_Lock_out IBA_Opcode out PB_Opcode_out
PB_Data out )
= IBA Opcode_out "; ;
let PB_Opcode_outO = new_rscurslva_definition
false
pt_out
' PB_Opcoda_out 0 '
"PB_Opcode outO (PTOut IB_O_code_out IB_Addr_out IB Data_out IB_BS_out
IB BE_out IB_Lock out IBA_Opcode_out PB Opcode_out
PB_Dat a_out )
= PB_Opcode_out"; ;




"PB_Data_outO (PTOut IB_Opcode out IB___out IB Data_out IB BS_out




prove_cases_thm (prove_iD_luctlon_thm pt_out) ; ;
let PTOut_Sslsctorm_Work = provs_thm
( 'PTOut_Selectorm_Work ',
"! p _pt_out.
p = (PTOut (IB_O_code_outO p) (IB_Addr_outO p) (IB_Data_outO p)
(IB_BS outO p} (IB_BI_outO p} (IB Lock_outO p)
(IBA_Opcoda_outO p) (PB_Opcode_outO p) (PB_Data_outO p))#,
GEN_TAC
THEN STRUCT_CANES_TAC (SPEC "p*pt_out" Out_CASES)
THEN ItEWRITE TAC liB_Opted@ outO; IB___outO; IB_Data_outOt IB_BS_outOs
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map new_parent [,ptauxp def,;'array_def';'wordn_def'];;
let PT_WriteNSF_A - new definition
('PT WritaNSP A',
#! (• apt_state) (e apt any) .
PT_WritaNSF A • • -
let new_PT_f•m_•tate = PA in
let naw_PT_r_ - P in
let new_PT_lock_ - PB Lock_InE a in
(PTState new_PT_fsm_stat• new PT_rqt new PT_lock_)"
let PT_WriteNSF_H - new definition
('PT_WrltaNSF B',
m! (• apt_state) (e apt_any) .
PT_WriteNSF_H • • -
let new PT_fsm_etata = PH in
let new PT rqt - P in
let new_PT_lock_ = PB_Lock_inE a in
(PTState new__PT_fmntmtate new_PT_r_ new_PT_lock_)"
);;
let PT_ReadNSFA I new_definition
('PT_ReadNSF_A',
"! (s apt_state} (a apt_anY) .
PT_ReadNSF_A • • =
let new PT_fsm_state = PA in
lot new PT_r_rc = P in
let naw_PT_lock_ = PB_Lock inE • in
(PTState new PT fsmetate new_PT_rq_c new_PT_lock_)"
)9;
let PT_ReadNSF_H = new_definition
('PT_RoadNSF_H',
"! (• apt_state} (o apt_any) .
PT ReadNSF_B • • =
l•t naw_PT fame_state = PH in
lot naw_PT r_ = P in
let new PT_lock_ = pB Lock_inE • in
(PTStata new PT_fsm_state new_PT_rqt new_PTlock_)"
);s
Output definition for P-Port instructions.
2O7
lot PT WriteOF = now_definition
( ' PT_WritoOF ',
_! (m _pt gtate) (e zpt_env)
PT_WriteOF • • -
lot IB_Opcode out - PB Opcode_inE • in
lot IB_Addr_out = PB_Addr_inE • in
lot IB Data out = PB_Data_inE • in
lot IB_BS_out _ PB_BS_I_E • in
lot IB BE_out 8 PB_BE_I_E • in
lot IB_Lock_out . PB_Lock_inE • in
lot IBA_Opcode_out - IBAM_RoedF in
let PB Opcode_out - PBS_Ready in
lot PB Data_out - ARBN in
(PTOut IB_Opcode_out IB_Addr_out IB_Data out IB_BS_out IB_BE_out
IB Lock out IBA_O_code out PB_Opcode_out PB_Data out) "
);;
lot PT_RoadOP - now_definitlon
( 'PT_ReadOF ',
"! (8 Ipt_stete) (e zpt_env) .
PT Re&dOF • •
lot IB_Opcode_out - PB Opcode_i_E • in
lot IB_Addr out - PB_Ad__inE • in
let IB_Dat&_out = ARBN in
lot IB Be_out - PB_BS_inE • in
let IB_BE_out 8 PB BB_InE • in
lot IB Lo=k_out - PB Lock inE • in
lot IBA Opcode_cnat 8 IBAM Ready in
let PB Opcode_out . PBS Reedy in
lot PB_Date_out 8 IB_Dete inE • in
(PTOut IB_Opcode out IB_Addr out IB_Date_out IB_BS_out IB_BE_out
IB_Lock_out IBA_O_code_out PB_O_code out PB Data out) "
);;
lot PT_Exoc = n0w_definition
('PTExec _ ,
"! (pti zPTI) (m ztimeT->pt_mteto) (e _timeT->pt_env)
(t stimeT) .
PT Exec pti • • p t -
(Ret Opcode_iI_E (e t) - RM_NoReset) /\
(IB_Opcode inE (e t) 8 IBS Ready) /\
(IBA_Opcode_inZ (e t) - IBAS_ReadF) /\
((ptl 8 PT_Wrlte) 8>
((PB_Opcode_inE (o t) - PB__WriteLM) \/
(PB_Opcode_InE (o t} - PBM_WritoPIU) \/
(PB_Opcode_inE (o t) - PBM_WritoCB))
(pti 8 PT_Reed) • [
((PB_Opcode_inE (e t} - PBM_RoadLM} \/
(PB_Opcode_inE (e t} 8 PBM_RoadPIU) %/
(PB_Opcode inE (e t} - PBM_ReadCB)))-
};;
(p *timeT->pt_out)
lot PT_PreC 8 new_prim_rec_definition
('PT_PreC',
-(PT PreC (pti.PTI) • • p 0 8
-(PT_fsm_stateS (• O) 8 PD) /\
(PT_r_S (m O) 8 F)) /\
(PT_PreC ptl • • p (SUC t) 8
-(PT_fsm_mt&teS (• (SUC t)) 8 PD) /\
(PT_rqtS (• (SUC t)) = F) /\
((PT_Exoc PT_Write • • p t /% PT_PreC PT_Write • • p t) %/
(PT_Exoc PT_Roed • • p t /\ PT PreC PT_Roed • • p t)))"
);;
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let PT_Po•tC = now definitlon
( 'PT_Po•tC ',
"I (pti :PTI) (• :timeT-_pt_•tate) (e :timeT-_pt_env) (p _timeT-_pt_out)
(t :tim•T)
PT Po•tC pti • • p t
(ptl - PT_Wrlte) =, (((• (t+l) a PT_WrlteNSP_A (• t) (a t}) \/
(n (t+l} - PT_WrltaNSP_H (n t) (e t})) /\
(p t s PT_WriteOF (• t) (• t)))
96 (pti = PT_Read) 96 ] (( (• (t+l) z PT_ReedNSF_A (• t) (e t)) \/
(• (t+l) - PT RaadNBF_H (8 t) (e t))) /\
(p t - PT_RaadOF (• t) (e t)))" -
);;
let PT_Correct - new_definition
(,PT_Correct',
"! (ptl :PTI) (s :timeT->pt_etate)
(t :tim•T) .
PT_Correct pti • e p t =
PT_Exec pti • • p t /\
PT_PreC pti • • p t
=m>
PT PostC pti s • p t"
);;
let PTSet_Corr•ct = new definition
('PTSat_Correct',
"! (o :timeT->pt_etate) (e :timeT-_pt •nv}
PTSet_correct n • p = l(pti:PTI) (t:timeT)
);;
(e :timeT-_pt_env) (p :timmT-_pt_out]
(p :timeT-_pt_out) •
• PT_Correct pti • • p t"
close_theory();;
Filer ptab•_def.ml
Author: (c) D.A. Fura 1992-93









new_type_abbrev ( 'time', ":num'); j
new_type_abbrev ( 't imeT ', ": hum" ) ; ;
new_type_abbrev ( 'timeC ', ":hum" ) ; ;
% L_Bu• start-of-transaction signal. %
let ale_•ig_J_b - new_definition
('al•_mig_pb',
"2 (e' :timec-_pc_env) •
ale_mig__Db e' - \u':timac. -BSaI(L_ade_E (e' u')} /\ BSel(L den_E (a' u'))"
);;
% I_Bus start-of-transaction signal for the P Process. %
let ale_eig_ih - new_definltion
('ala_mlg_ib',
2O9
": (p' ztimoc->pc out) .
ale_sig_ib p' = \u'ztimoc. BSel(I_hlda_O (p' u')) I\
((BSel(I_mAle_O (p' u')) n LO) \/
(BSsl(I_rale_o (p, u')) = LO) \/
(BSsl(I cale_o (p' u')} = F))"
);;
I_Bus end-of-transaction signal (I-Bus master perspective).
lot ack_sig_ib = now_definition
('ack sig_ib,,
"! (e" :timec->pc_env) (p' :tlnumC->pc out) . -"
ack_sig Ib o' p' =
\u':tin_mC. (BSol(I_lest_O (p' u')) = LO) I\ -BSel(I_srdy_E (o' u'))"
);;
I_Bu8 ond-of-d_ta-word signal - transaction not finished. %
lot rdy_sig_ib = new_definition
('rdy_sig ib',
"| (e' :t4meC->pc_env) (p, :timeC->pc_out)
rdy siH_ib e' p' --
\u':timec. (BSel(I_last_O (p' u')) = HI) /\ -BSel(I_srdy_E (e' u'))"
);;
................................................................................
Abstraction pre_4cate for a_ Intel 80960 L BUm slave.
................................................................................
lot PB Slave = now_definition
( ' PB_Sleve ',
"PB_Slave (pti ,PTI)
(e zt/3neT->pt_onv) (p *tinumT->pt_out) (t :ti_T)
(e' ztimeC->pc_env) (p, _t4meC->pc_ollt) (tp' :timAbC) =
slave-reedy 0,1,@,3 tJJnos.
let t'rdy0 = eu'. NTH_TIME_¥ALSE 0 (bmIg L_ready_O p,) tp' u' in
let t'rd¥1 = 0u'. NTH TIMZ_FALSE I (bmlg L_roady 0 p') tp' u' in
los t'rdy2 = Ou'. NTH_TIME_PALSE 2 (bmIg L_roady_O p') tp' u' in
lot t'rdy3 = Ou'. N_9__TIMI_FALSE 3 (bslg L ready_o p') tp' u' in
lot _rrite = (ASeI(L wrE (o' tp'))) in
lot read = (-_rrite) in
lot hs = (VAL 1 (SUBARRAY (BSel(L_md_InB (e' tp'))) (1,0))) in
% end-of-transaction time. %
let t'ack = Ou'. N_9__T__FALSB bm (bsig L_ready_O p') tp' u' in
lot velid_rqt =
(lu'. LESS_THAN N__TIMES_FRJ6SE hm (hmi_ L__reedy_O p') tp' u' ==>
STABLE PRLSE (ele_mig__p]_ e') (tp'+l,u'÷l}) in
lot valld_eck =
((?t'ack. N_TIMES FALSE b8 (bmig L ready_o p') tp' t'ack) /\
(STABLE AB_OFFn (mig L_ad outS p,) (tp',tp')) /\
(write ==>
(IU'. STABLE_FRJ6SE (als_mig__pb e') (tp'+l,u') ==:,.
8TABLB_j%B OPFn (mig L_ad outS p') (tp'+l,u'))) /\
(lu'. STABLE FALSE (ale_mlg_pb e') (t'ack,u') ==>
STABLE_AB_OPFn (slg L_ad._outO p') (t'ack÷l,u'))) in
lot imam =
((ELEMENT (ASel(L_ed_inE (e' tp'))) (31) = F) /\
(-(SUBARRAY (ASol(L_ad_InE (e' tp'))) (25,@4) = (WORDN 1 3)))) in
lot plu =
((ELEMENT (ASol(L_ad_inE (s' tp'))) (31) = F) /\
(SUBARRAY (ASel(L ad_inE (e' tp'))) (25,24) = (WORDN 1 3))) in
lot cbu8 •
(ELEMENT (ASel(L_ad_inE (o' tp'))) (31) = T) in
lot dwO =
((write /\ STABLE AB (sig L ad_inE e') (tp'+l,t'rdyO))
=> (ASoI(L_ad_inE (e' t'rdyO)}) I ARBN) in
let dwl =
((write /\ (be • 0) /\ STABLE_AB(siH L_ad_inE e')(t'rdy0+l,t'rdyl))
=> (ASel(L_ad_inE (o' t'rdyl))) I ARBN) in
lot dw2 =
((write /\ (be • I) /\ STABLE_AB(miH L_ad inE o')(t'rdyl+l,t'rd¥2))
=> (ASel(L_ad_inE (a' t'rdy2))) I ARBN) in
lot dw3 =
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((write /\ ibm > 2) /\ STABLE_AB(sig L_ad_inE e')(t'rdy2+l,t'rdy3))
--> (ASal(L_ad_inE (e' t'rdy3))) I ARBN) in
let be0 : (ASeI(L_be_E (e' tp'))) in
let hal =
(((bs > 0) /\ STABLE AB(lig L be E l') (t,rdy0+l,t'rdyl))
=> (ASel(L_be_E (e' t'rdyl))) I ARBN) in
let be2 =
(((bm• i) /\ STABLE_AB(mlg L_be_E e') (t'rdyl+l,t'rdy2))
=• (ASeI(L_be_E (e' t'rdy2))) I ARBN) in
let be3 =
(((be • 2) /\ STABLE AB(slg L__be_E e,)(t,rdy2+l,t'rdy3T)
=> (ASel(L_be_E (e' t'r_y3))} I ARBN) in
let dr0 = (wordnVAL (BSel(L_ad outO (p' t'rd¥0)))) in
let dr1 = ((be • 0) .> wordnVAL (BSel(L_ad outO (p' t'rdyl))) i ARBN) in
let dr2 - ((be • 1) => wordnVAL (BSal(L_ad__outO (p' t'rdy2))) I ARBN) in
let dr3 = ((be • 2) => wordnVAL (BSe1(L_ad outO (p' t'rdy3))) i ARBN) in
);;
((PB_Opcode_inE (a t) =
valid_rqt =>
(Imam => (write => PBM_WriteLM ] PBM_ReadLM) I
piu => (write => PBM_WrltaPIU I PBM ReadPIU) I
chum => (write => PBM_WriteCB I PBM RaadCB) I PBM Illegal) I
PBM_Illegal ) /\
(pB__Addr inE (e t) = SUBARRAY (ASel(L_ad_inE (e' tp')}) (25,2}) /\
(PB_Data_izIE (e t) =
ALTER (ALTER (ALTER (ALTER ARBN 0 dw0) 1 dwl) 2 dw2) 3 dw3) /\
(PB_BS InE (e t) = SUBARRAY (BSeI(L ad_inE (a' tp'))) (i,0)) /\
(PB_BE inE (e t) =
ALTER (ALTER (ALTER (ALTER ARBN 0 be0) I bel) 2 be2) 3 be3) /\
(PB Lock i_E (e t) = BSel(L_lock_E (e' tp'))) /\
(PB_O_code_outO (p t) = (valid_ack => PBS Ready I PBS_Illegal)) /\
(PB_Data_outO (p t) =
ALTER (ALTER (ALTER (ALTER ARBN 0 dr0) 1 dr1) 2 dr2) 3 dr3))"
let IBAPMaster = new_deflnition
('IBA_PMaster',
"IBA_PMaster (ptl :PTI)
(e :timeT->pt any) (p :timeT->pt_out) (t _tlmeT)
(e' :tlmeC->pc_anv) (p' :timac->pc_out) =
(IBA_Opcode_inE (e t) =
((lu'. ?v'. STABLE_FALSE_THEN_TRUE (bsig I_hold E e') (u',v')) /\
(lu'. CHANGES_FALSE (bsig I crqt_O p'} u' ==>
(?v'. (u' < v') /\
STABLE_TRUE_THEN_FALSE (bsig I_cgnt_E e') (u',v'))) /\
(tu'. BSe1(I_crqt_O (p' u')) --> BSel(l_cgnt_E (m' u'))) /\
(tU'. -BSel(I_c_t_E (e' U')) ==>
(BSal(I_hold E Ca' u')) /\ BSel(I_hold E (e' (u'-l))))))
=> IBAS_Ready I IBAS_Illegal) /\
);;
(IBA_Opcode_outO (p t) =
((lu'. ?v'. STABLE_FALSE_THEN_TRUE (bsig I_hlda_O p') (u',v')) /\
(fu'. CHANGES_FALSE (bsi_ I_hold_E a'} u' ==>
(?v'. (u' < v') /\
STABLE_TRUE_THEN FALSE (bsig I hlda_O p') (u',v'))))
=> IBAM_ReadF [ IBAM_Illegal) _
% ................................................................................
Abstraction predicate for an I-Bum master.
................................................................................
let IB_PMaster = new_definition
('IB_PMaster',
"IB_PMaster (pti :PTI)
(e :timeT-•p__anv) (p :timaT->pt_out) (t :timeT)
(e' ztimeC->pc_env) {p' :timeC->pc_out) (ti' :timeC) =
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let write = (ELEMENT (BSel(I_ad_outO (p' ti'))) (27) = HI) in
let read = (ELEMENT (BSel(I_ad_outO (p' ti'))) (27) - LO) in
let bs =
(VAL 1 (S_L_RRAY (wordnVAL (BSel(I_ad_outO (p' ti')))) (25,2a))) in
let Imam = (BSel(I_male_O (p' ti')) = LO) in
let plu = (BSel(I_rale_O (p' ti'}) = LO) in
let cbus= (BSel(I_cale_O (p' ti')} = F) in
let valid_rqt = % I-Bus master control signals valid %
((Imam ==> (-piu I\-thus)) I\
(piu ==> (-thus)) /\ --
(?u'. STABLE_HI_THEN LO (bsig I_last O p') (ti',u'))) in
let valid_ack = % I-Bus slave control signals valid %
((?u'. STABLE_TRUE_THEN_FALSE (beig I_srdy_E a') (ti'+l,u')) /\
(lu'. rdy_sig_ib e' p' u' ==>
(?v'. STABLE_TRUE THEN_FALSE (bsig I_srdy_E e') (u'+l,v')))) in
% end-of-actlve-transactlon time
let t'ack = Ou'. STABLE_FALSE_THEN_TRDE (ack_slg_ib s' p') (ti',u') in
slavs_ready 0,1,2,3 tim_s
let t'rdy0 - eu'. NTH_TIM__FALSE 0 (bsig I_srdy E s') (ti'+l) u' in
let t'rdyl = Ou'. NTH_TIME FALSE 1 (bsig i nrdy_E e') (ti'+l) u' in
let t'rdy2 = Ou'. NTH TIME_FALSE 2 (bsig I_srdy E s') (ti'+l) u' in
let t'rdy3 = Ou'. NTH_TIM_ FALSE 3 (bsig I srdy E s') (ti'+l) u' in
data-valid predicates for write-data words 0,i,2,3
let dr0 = (t'rdy0 <= t'ack /\
STABLE_AB (eig I_ad_outO p') {ti'+l,t'rdy0}) in
let dvl = (t'rdyl <= t'ack /\
STABLE AB (sig I_ad_outO p') (t'rdy0+l,t'rdyl)) in
let dv2 = (t'rdy2 <= t'ack /\
STABLE AB (sig I_ad_outO p') (t'rdyl÷l,t'rdy2)) in
let dr3 = (t'r_3 <= t'ack /\
8TABLE_AB {sig I_ad_outO p') (t'rdy2+l,t'rdy3)) in
% write-data words 0,1,2,3 %
let dO = {dvO => wordnVAL (BSeI(I ad_outO (p' t'rdyO))) I AnN) in
let dl = (dvl => wordnVAL (BSel(I_ad_outO (p' t'rdyl))) I ARBN) in
let d2 = (dr2 => wordnVAL (BSel(I_ad_outO (p' t'rdy2))) I ARBN) in
let d3 = (dr3 => wordnVAL (BSel(I ad_outO (p' t'rdy3})) i ARBN) in
byte-enable-valid predicates for byte enables 1,2,3
let bvl = (t'rdyO <= t'ack /\
STABLE_AB (sig I_bs_O p') (ti'+l,t'rdy0)) in
let by2 = (t'rdyl <= t'ack /\
8TABLE_AB (.ig I be_O p') (t'rdy0+l,t'rdyl)) in
let by3 - (t'rdy2 <= t'ack /\
STABLE_AB (siG I_be_O p') (t'r_l+l,t'rdy2)) in
% byte enables 0,1,2,3 %
let b0 = NOTN 3 (wordnVAL (BSsl(I_be_O (p' ti')))) in
let bl • (bvl => NOTN 3 (wordnVAL (BSel(I_be_O (p' t'rdy0)})) [ ARBN) in
let b2 • (by2 => NOTN 3 (wordnVAL (BSel(I_bs_O (p' t'rdyl)))) [ ARBN) in
let b3 = (by3 => NOTN 3 (wordLnVAL (BSel(I_be O (p, t'rdy2)))) _ ARBN) in
% data-valid predicates for read-data words 0,I,2,3 %
let sv0 = (t'rd_0 4= t'ack) in
let svl = (t'rdyl 4= t'ack) in
let sv2 = (t'rdy2 <= t'ack) in
let sv3 • (t'rdy3 <= t'ack) in
% read-data words 0,1,2,3 %
let e0 = (av0 -> BSel(I_ad_i_E (e' t'r_y0)) i ARBN) in
let el = (evl => BSel(i_ad_inE (e' t'rdyl)) I ARBN) in
let e2 . (ev2 => BSsl(I_ad_inE (s' t'rdy2)} I ARBN) in
let s3 = (ev3 -> BSel(I_ad inE {e' t'rdy3)} I ARBN) in
((IB_Opcode_outO (p t) =
(valld_rqt /\ write I\ Imam} => PBM_WrlteLM I
(valid rqt /\ write /\ plu) => PBM WritePIU I
(valid r_ /\ write /\ cbus} => PBM_WrltsCB ]
(valid_r_t /\ read /\ l_am) => PBM_ReadLM I
(valld_rqt /\ read /\ plu) => PBM_ReadPIU I
(valid_rqt /\ read /\ cbue) => PBM_ReadCB I PBM_Illega1) /\
(IB___outO (p t) -
SUBARRAY (wordnVAL {BSel(I_ad_outO (p' ti')))) (23,0)) /\
(IB_Data outO (p t) -
ALTER (ALTER (ALTER (ALTER ARBN 0 dO) 1 dl) 2 d2) 3 d3) /\
(IB_BS_outO {p t) =
212
);;
(STABLE_LO (bsi_ I_lamt_O p') (ti'+l,t'rdy0)) => WORDN 1 0 1
(STABLE HI (bmig I_lamt_O p') (ti'+l,t'rdy0) /\
STABLE LO (beig I_l&mt O p') (t'rdy0÷l,t'rdyl)] I> WORDN 1 1 i
(STABLE_HI (bmig I_l&st_O p') (ti'+l,t'rdyl} /\
STABLE_LO (bslg l_lamt_O p') (t'rdyl+l,t'rdy2)) => WORDN 1 2 i
(STABLE_HI (beig I_lamt_O p') (ti'+l,t'rdy2} /\
STABLE_LO [bmig I_lamt_O p') (t'rdy2+l,t'rdy3)) => WORDN 1 3 I ARBN)
(IB_BE_outO (p t) s
ALTER (ALTER (ALTER [ALTER ARBN 0 b0) 1 bl) 2 b2) 3 b3) /\
(IB_Opcode_inE (e t) --valid_ack-> IBS_Ready I IBS_Illegal_ /\
(IB_Data_i_E (e t) z
ALTER (ALTER (ALTER (ALTER ARBN 0 e0) 1 el) 2 e2) 3 e3))"
let Rmt_Slave - new_deflnition
('Rmt_Slave',
"Rst_Slave [pti .PTI) (e .tlmeT->pt env) (t .tim•T) (e' :timeC->pc_env) =
RJt_Opcode_inE (e t) -
(lu'xtimoC. BSoI(RmtE (o' u'}) = F) => RM_NoRo0ot j RM Illegal"
);;
let PStateAbs - new_definitlon
(,PStateAba',
-PStateAba (pti :PTI) (e .timeT->pt_stete) (e :t2meT->pt_env)
(p :timeT->pt_out) (t .timeT) (s' :tim•t->pc state)
[e' ztimeC->pc_env) (p' :timec->pc_out) (tp' :til_mC) z
);;
(t' = 0)
(-(P_fsm_mtateS (s' 0) - PD) /\
(P_rqtS (m' 0) = ¥) I\
(P_lock_S (m' 0) = T)) /\
((tp' > 0) =z>
(P_fmm_etateS (m' tp') - pT fmm_states (s t)) I\
(P_rqtS (s' tp') - PT_rqtS (m t)) I\
(P_lock_S (m' tp') - PT_lock_8 (m t))) I\
(Itp,muc:timeC.
NTH_TIME_TKUE (SUC t) (ale_mi__.pb e') 1 tp'muc =->
(PT_fsm_stateS (s (t+l)) . P_fsm__etateS (m' tp'muc)) /\
(PT_rq_cS (m (t÷l)) - P_rqtS (s' tp'muc)) /\
(PT_1ock_S (m (t+l)} = P lock_S (m' tp'muc))) "
let PTAbe - new_definition
('PTAb0',
-PTAbs (pti :PTI) (0 :timeT->pt state) (e :tlmaT->pt_env]
(p :timeT-,pt_out] (t :tlmeT) (0' :timeC-)pc_mtate)
(e' ztimeC->pc_env) (p' :timeC-'l_c_ out) =
(PT_Rxec pti • • p t
..> ?tp'. NTH_TIME_TRUE t (ale_mig__pb e') 0 tp' /\ (tp' > 0)) /\
(Itp'. NTH_TIMX_TR_ t (&le_mig_/_b e') 0 tp'
i.) (Rmt_Slave pti • t e' /\
PB_Sl&ve ptl • p t e' p' tp' /\
IBA_PMastor pti • p t e' p' /\
PStateAbm pti • • p t J' e' p' tp')) /\
(Iti'. NTH_TIM__TRUE t (ale_mig Ib p') 0 ti'
..> IB PMamter ptl • p t e' p' ti')"
let PTAbmSet = new_definition
(,PTAbeset',
-PTAb•Set (m ztimeT->pt_mtate) (e ,tlmeT->pt_env) (p :timmT->pt_out)
(•, :timeC->pc_stete) (e' :timeC->pc_env) (p' :timeC->pc_out) -
i(pti:PTI)(t#ti_eT). PTAb• pti • • p t s' e' p'"
);;
loadf ,aux_defm';;
let ASel = definition ,piuaux_def' 'ASeI';;
let BSel - definition ,piuaux def' 'BSeI';;
let PB_Addrin_ISO u prove_thm
/\
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( ' PB_Addr_in_ISO •,
"! (ptl zPTI) (o ztimoT-_pt onv) (p ztimeT-_pt out) (t :timeT)
(e' :tlmeC-_pc_env) (p' _timoC-_pc_out) (t' _timec)
PB_Slavo pti • p t o' p' t' _
(PB Addr i_E (e t) -SUBARRAY (FST(L_ad inE (o' t'))) (25,2))",
REWRITE_TAC [EXPANDLET_RULE PB Slave;ASol]
THEN REPEAT STRIP TAC
THEN ASM_REWRITE_TAC []
let PB_BS_in_IS0 = provo_thm -
( ' PB BS_in__ISO ',
"! (pti .PTI) (o :timoT->pt_env) (p ztimoT->pt_out) (t :timoT)
(e' :timec-_pc_env) (p' ztimoc-_pc out) (t' :timoc)
PB_Slave pti • p t e' p' t' --_
(PB_BS inE (e t) . SUBARRAY (SND(L_&d_inE (o' t'))) (i,0))",
REWRITE_TAC [EXPAND_LETRULE PB_Slavo;BSol]
THEN REPEAT STRIP_TAC
THEN ASM_REWRITE TAC [ ]
);;
let RM_Opcodo in_ISO = provo_thm
( 'RM_Opcode in_ISo ',
"! (pti tPTI) (e :timoT->pt_env) (t _timoT} (e' ztimec-_pc_onv) .
Rst_Slave ptl • t e' .=>
(Rst_Op=ode_i_E (e t) -
(lu'ztimec. BSoI(RetE (o' u')) : P) :> RM_NoReset i RM_Illogal)',
REWRITE_TAC (Rst_slave; Bsel ]
THEN REPEAT STRIP TAC
THEN ASM_REWRITE_TAC [ ]
);;
let IB_Opcode_in_ISO = provo_thm
( 'IB_0pcode_in_ISO ',
"! (ptl zPTI) (@ :timeT->pt @nv) (p ztlmeT->pt out) (t stimeT)
(o' ztlmeC->pe_onv) (p' :timoC-_pe_out) (ti' :timec)
IB_PMaster pti • p t o' p' ti' --_
(IB_Opcode_i_E (• t } -
((?u'. STABLB_TRUE_THBN_FALSZ (bsig I srdy_E e'} (ti'+l,u')) /\
(lu'. rdy_sig_ib o' p' U' ,,,,:,
(?v'. 8TABLE_TRUE_THEN_FALSE (bsig I_srdy_E o') [u'+l,v'))))
a_ IBS_Ready I IBS_Illogal)",
REWRITE TAC [EXPAND_LET_RULE IB PMastor;BSel]
THEN REPEAT STRIP_TAC
THEN ASM_REWRITE TAC []
);7
let IBA Opeodo_In_ISO - provo_tk_n
( ' IBA_Opeode_in_I80 ',
"I (ptl _PTI) (e stimeT->pt_env) (p :timeT-_pt_out) (t ztimoT)
(o' _timoC-_pc_env) (p' ztlmoC-_p¢ out) (t' :timec) .
IBA_PMastor pti • p t e' p' ,,,,>
(IBA_Opcodo_inR (e t) -
((tu'. ?v'. STABLE_FALSE_THEN TRUE (bnig I_hold_E o') (u',v')) /\
(tu'. CHANGES_FALSE (bmig I_crqt 0 p') u' -->
(?v'. (u' • v') /\
STABLX_TRUE_THEN FALSE (bsig I_cgnt_E o' ) (u' ,v' ) ) } /\
(tu'. BSoI(I crqt_0 (p' u')) 8.> BSol(I_cgnt_E (o' u'))) /%
(lu'. -BSol(I_cgnt_E (o' u')) --)
(BSol(I_hold E (e' u')) /% BSol(I_hold_E (o' (u'-l))))))
=> IBAB_RO&_ I IBAS_IIIogal)",
REWRITE_TAC [EXPAND LET_RUL3 IBA__PMalter;BSol]
THEN REPBAT STRIP TAC
THEN ASM_REWRITE TAC [ ]
);;
let IB_Addr_out IS0 - provo_thm
( ' IB_Addr_out_IS0 ',
"I (ptl zPTI) (o stimoT->pt_env) (p ztimoT-_pt_out) (t ztimoT)
(o' ztlmeC-_pc_onv) (p' ItimeC-_pc_out) (t' :timec) .
IB_PMastor pti • p t e' p' t' .._
(IB_Addr outo (p t}
2]4
SUBARRAY (wordnVAL(SND(I_ad_outO (p' t')))) (23,0))',
REWRITE_TAC [EXPAND_LET_RULE IB PMaster;BSel]
THEN REPEAT STRIP TAC
THEN ASM_REWRITE_TAC [ ]
);;
let IB BS_out ISO = provs_thm
('IB_BS_out ISO',
"! (pti ;PTI) (e :timeT->pt_env} (p :tlmeT->pt_out) (t :timeT)
(e' :timeC->pc_env) (p' :timeC->pc out) (t' ztimeC)
IB PMaeter pti • p t e' p' t' ==>
(let t'rdy0 = @u'. NTH TIMZ_FALSE 0(bsig I_srdy_E e')(t' + 1)u' in
let t'rdyl = @u'. NTH_TIME_FALSE 1(bsig I_srdy_E e')(t' + l)u' in
let t'rdy2 = _u'. NTH TIME FALSE 2(bsig I_mrdy_E e')(t' + 1)u' in
let t'rdy3 = @u'. NTH_TIME_FALSE 3(bsig I_srdy_E s')(t' + 1)u' in
(IB BS_outO(p t) -
(STABLE LO(hsig I_last O p') (t' + l,t'rdy0) => WORDN 1 0 I
((STABLE_HI(bsig I_last_O p')(t' + l,t'rdy0) /\
STABLE LO(beig I_l&st O p,)(t'rdy0 + 1,t'rdyl)) => WORDN 1 1 1
((STABLE_HI(hsig I_last_O p')(t' + 1,t'rdyl) /\
STABLE_LO(bsig I_last_O p')(t'rdyl + 1,t'rdy2)) => WORDN 1 2 J
((STABLE_HI(bsig I_last_O p')(t' + 1,t'rdy2) /\
STABLE_LO(bsig I_last_O p')(t'rdy2 + l,t'rdy3)) => WORDN 1 3 I
ARBN) ) ) ) ) ) ",
EXPAND_LET_TAC
THEN REWRITE_TAC [EXPAND_LET_RULE IB PMasterlBSel]
THEN REPEAT STRIP_TAC
THEN ASM REWRITE_TAC []
);;
close_theory();;
4.3 M-Port Transaction-Level Specification
This section contains the theories mtauxp_def, mtransp_def, and mtabs_def, defining the M-Port trans-
action-level data structures, interpreter, and abstraction, respectively.
File: mtauxp_def.ml
Author: (c) D.A. Furs 1993
Dates 2 March 1993
Thls file contains types and definitions for the transaction-level
specification of the P-Process of the PIU M-Port.
................................................................................
set_flag (,tim±ng',true);j









new typa_abbrev ('wor(In', -:num->bool");;
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new type_Lbbrev ( 'wordnn', "_num->wordn") ; ;
................................................................................
Abstract data type for the M-port instruction set.
................................................................................
let MTI -
de f ins_type 'MTI'
'MTI - MT_Write [ MT_Road [ MT idle';;
Abstract data type for the M-Port transaction opcodo8.
................................................................................
% P-Bug Master Opcoclo8 96
let p_mop u
do f Ins_type 'p_'
'pbmop. PBM_WriteLM [ PBM_WEItePIU [ PBM_WritoCB [ PBM_ReadLM l
PBM_ReadPIU [ PBM__RoadCB l PBM_IIIe@al ' ; ;
% I-Bus Slave Opcodos %
let ibsop =
doflne_typa ' ibsop j
'ibsop = IBS_Rsady [ IBS_Idle j IBS_Illogal' ; ;
% I-Bus Arbitration-Master Opcodo8 %
lot iblmop n
define_type ' ibamop'
'ibamop n IBAM_ProcP [ IBAM_ProcC J IBAM Illegal';;
% M-Bus Master Opcodos 9s
lot mbmop =
do f _no_typo 'mbmop '
'mbu_p = MDBM_WritoLM [ MBM ReadLM [ MBM_Idle J knBM Illegal';;
% M-Bug Slave Opcodos %
let mbmop =
deflne_type 'sheep '
'sheep = MBS_Rsady J MBS_IIIo_aI' ; ;
% Reset Master Opcodes %
lot rmop •
deflne_type 'reap '
'1"mop . RM_NoRosot J RM_Illogal';;
................................................................................












"IB_Opcoda_i_E (MTE_v IB_Opcode_in IB_Addr_im IB_Data_in IB_BS_in IB_BE_in
MB_Opcode_in MB_Data_4n IBAM_Opcode_in Rmt_Opoods_in}
= IB_Opcods_in" ; ;




"IB_Addr_inE (MTEnv IB_Opcode_in IB_Addr_in IB_Data in IB_BS_in IB_BB_in
MB_Opcods_In MB Data_in IBAM Opcode_in Rmt_Opcods_in)
= IB_Addr_in"; ;
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"IB_Data_inE (MTEnv IB Opcodo_in IB_Addr_in IB_Data_in IB_BS_in IB_BE_in
MB_O_code in MB_Data_in IBAM Opcods_in Rst_Opcode_in)
•, IB Data in";;




"IB BS .inE (MTEnv IB_Opcode_in IB_Addr in IB_Data in IB_BS_in IB BE_in
MB_Opcods_in MB_Data_in IBAM Opcodo_in Rst_Opcodo_in}
= IB BS_in #;;
let IB_BE_InE = now_rocursivo_definition
false
mr_any
' IB BE inE '
"IB_BE_InE (MTEnv IB_Opcode_in IB_AddLr_in IB_Data_In IB_BS in IB_BE_in
MB Opcodo in MB_Data_in IBAM_Opaodo_in Rst_Opcode_in)
= IB BE In"j;




#MB_Opcodo_inE (MTEnv IB_Opcodo_In IB_Addr_in IB_Data_in IB BS_in IB_BE_in
MB Opcodo_in MB Data_in IBAM_Opcodo_in Rst Opcode in)
= MB_Opcode_in" ; ;
lot MB Data_inE • now_rocursiv$ definition
falmo
mt_onv
'MB Dat a inE'
"MB_Data_InE (MTEnv IB_Opcodo_In IB_Addr in IB_Data_in IB_BS in IB BE in
MB_Opcodo_in MB_Data in IBAM Opcodo_in Rst_opcodo in)
= MB_Data_in"; 1




#IBAM_Opcodo_inE (MTEnv IB Opcodo_in IB_Addr_In IB_Data_in IB BS_in IB BE in
MB_Opcodo_In MB_Data_in IBAM_Opcodo in Rst_Opcodo_in)
= IBAM Opcodo_in"; ;




"Rmt_Opcodo InE (MTEnv IB Opcode_in IB_Addr in IB_Data in IB BS_in IB_BE_in
MB_Opcodo_In MB_Data_in IBAM_Opcodo_in Rst_Opcodo_in)
= Rst Opcode_in";;
lot Env CASES =
provo_casos_thm (provo_Induction_thm mr_any) I ;
let PTEnv_Soloctors_Work = provo_thm
( ,PTEnv_Solectors_Work',
"| • xmt_o_v.
• = (MTEnv (IB_Opcodo_i_E o) (IB_Addr_i_E e) (IB_Data i_E o} (IB BS i_E e)
(IB_BE_inE e) (MB Opcodo_InE e) (MB_Data_inE e)
{IBAM_Opcodo_i_ o) (Rst_Opcode_i_E e) ) ",
GEN_TAC
THEN STROCT_CASES_TAC [SPEC "o:mt_onv" Env CASES)
THEN PJ_WRITE_TAC lIB Opcode_inE; IB_Addr i_Ei IB Data in_; IB_BS I_;




_stract data t_e for the output.
let mr_out =
define type 'mr out'
'mr_out - MTOut mbmop wordn_1 wordnn wordn ibsop wordnn'; ;




"MB_Opcode_outO (MTOut MB_Opcoda_out MB_Addr_out MB_Date_out MB BS_out
IB_Opcode_out IB_Date_out }
= MB Opcode_out"; ;




"MB Adclr_outO (MTOut MB_Os)code_oUt M__Addr_out MB_Data_out MB_BS_out
IB_Ol)code_out IB_Date_out )
- MB_Addr_out"; ;




"MB De_a_outO (MTOut MB Opcoda_out MB_Addr_out MB Data out MB BS out
IB_Opcode_out IB_Data_out )
= MB_Data_out"; ;




"MB BS outO (MTOut MB_Opcode_out MB_Addr_out MB_Data_out MB_BS_out
IB_Opcoda_out IB_Dat& out }
: MB_BS_out" ; ;
let IB_Opcode_outO . new_recursive_definitlon
false
mr_out
• IB O_code_outO '
#IB_O_code outO {MTOut MB_Opcode_out MB Addx_out MB Data_out MB_BS_out
IB_Opcode_out IB Data_out )
= IB_Opcode_out-; ;
lot IB_Dat&_outO - new_recurmivs_definition
false
mr_out
• IB_Dat a_out O '




prove_cases thm (prove_induction thm mr_out) ; ;
let PTOut_Selectorm Work = prove_thm
( 'PTOut_Selectorm_Work ',
"Ip tmr_out.
p - (MTOut (MB Opcode_outO p) (MB_Addz outO p) (MB_Data_outO p)
(MB_BS outO p) (IB Opcode outO p) (IB_Data outO p))",
GEN_TAC
THEN STRUCT CASES_TAC (SPIC "pzmt_out" Out_CASES)





Author: (c) D.A. Fura 1993
Date: 1 March 1993
This file contains the ml source for the trans-lavel specification of the
M-Port of the FTEP PIE, An ASIC developed by the Embedded ProcssJlng
Laboratory, Boeing High Technology Center.
................................................................................










let REP_ty - abs_type_info (theorem 'piuaux_def' 'REP')_;
let MT_WriteOP = new_definition
('MT Wrlte_OF',
H! (rap z^REP_ty) (a :mr_any)
MT_Writa_OF rap • =
let MB_Opcode_out z MBM_WriteLM in
let bl = VAL 1 (IB BS_inE e] in
let a0 = XB_Addr_inE • in
let a0_0 = ALTER ARBN [0) a0 in
let al_0 - ALTER a0_0 (I) (bs • 0 -> (INCH 18 a0) J ARBN) in
let a2 0 - ALTER &l_0 (2) (bm • 1 -> (INCN 18 (INCH 18 &0)) I AI%BN) in
let a30 = ALTER a2_0 (3) (bm) _ I) (I_N 18 (INCH 18 (INCN 18 a0)))
I ARBN) in
let MB_Addr_out = a3 0 in
let d0 - ELEMENT
let dl - ELEMENT
let d2 = BLEMRNT
let d3 = ELEMRNT
let m0 - Heun_Dec
let ml - Ham_Dec
let m_ = Ha_L_Dec
let m3 - Ham_Dec
let be0 - B_NT
let bel = ELEMXNT
let be2 = ELE_GENT
let be3 = ELEMENT
let o00 = ELEMENT
let o01 * ELEMENT
let 002 = ELEMBNT
let 003 = ELEMENT
let oi0 g ELEMENT
let oli = ELEMENT
let o12 = ELEMENT
(IB_Data_iz_E e) (0) in
(IB_Data_inE e] [1) in
(IH_Data_i_ e) [2) in
(IB_Data inE e) (3) in
rap (ELEMENT (MB_Data_inE e) (0)) in
rap (ELEMENT [)_B_Data_inE e) (I)) in
rap (ELEMENT (MB_Data_inE e) (2)) in
rap (ELEMENT (MB_Data_inB e) (3)) in
(IB_BZ_inE e) (0} in
(IB_BE_inE a) (1) in
(IB_BB_i_ e) (2) in








sUBARRAY dO (7,0) I SUBARRAY m0 (7,0) in
BUBARRAY dO (15,8) I SUBARRAY m0 (15,8} in
SUBARRAY dO (23,16) J SUBARRAY m0 (23,16) in
SUBARRAY dO (31,24) J SUBARRAY m0 (31,24) in
SUBARRAY dl (7,0) I SUBARRAY ml (7,0) in
SUBARRAY dl (15,8) I SUBARRAY ml (15,8) in
SUBARRAY dl (23,16) J SUBARRAY ml (23,16) in
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let o13 - ELEMENT
let o20 = ELEMENT
let o21 = ELEMENT
let 022 = EIJ_MNT
let o23 = ELEMENT
let 030 = ELEMENT
let o31 = ELEMENT
let 032 = ELEMENT
let 033 = ELEMENT
bel (3) => BUBARRAY dl (31,24
be2 (0) => SUBARRAY d2 (7,0)
be2 (1) => BUBARRAY d2 (15,8)
Me2 (2) => SUBARRA¥ d2 (23,16
Me2 (3) => SUBARRAY d2 (31,24
be3 (0) .> SUBARRAY d3 (7,0)
be3 (1) •> S_L%._.RAY d3 (15,8)
Me3 (2) => SUBARRAY d3 (23,16
Me3 (3) •> SUBARRAY d3 (31,24
I SUBARRAY ml (31,24) in
SUBARRAY m2 (7,0) in
SUBRRRAY m2 (15,8) in
I S0]_ERRAY m2 (23,16) in
I SOBARRAY m2 [31,24) in
SUBARRAY m3 (7,0) in
SUBARRAY m3 (15,8) in
I SOBARRAY m3 (23,16) in
I S_I_ERI4AY m3 (31,24) in
let d00 = MALTER
let d01 - MALTER
let d02 = MALTER
let d03 • )/ALTER
let dl0 • MALTER
let dll = MALTER
let d12 = MALTM_
let d13 = MALTER
let d20 = MALTER
let d21 = MALTER
let d22 = MALTER
let cL_3 = MALTER
let d30 = MALTZR
let d31 = MALTER
let d32 = MALTER
let d33 = MALTZR
ARBN (7,0) o00 in
dO0 (15,8) o01 in
dOl (23,16) 002 in
d02 (31,24) 003 in
ARBN (7,0) oi0 in
dl0 (15,8) oli in
dll (23,16) o12 in
d12 (31,24) o13 in
ARBN (7,0) 020 in
<120 (15,8) o21 in
d21 (23,16) 022 in
d22 (31,24) 023 in
ARBN (7,0) 030 in
d30 (15,8) o31 in
d31 (23,16) 032 in
d32 (31,24) 033 in
let o0_0 = ALTER ARBN (0) (Eem_Enc rep d03) in
let oi_0 = ALTER o0 0 (1) (Ms > 0 => (Ham_Enc rep dL13) I ARBN) in
let 02_0 = ALTER o1_0 (2) (Ms > 1 => (Ham_Enc rep d23) J ARBN) in
let 03_0 = ALTER 02_0 (3) (Ms > 2 -> (Eam_Enc rep 533) [ ARBN) in
let ](B_Data_out = 03_0 in
let MB_BS_out = IB_BS_inE • in
let IB_Opcode_out = IBS_Read_ in
let IB_Dat&_out = ARBN in
(NTOUt MB_Opcodeout MB_Addz_out ME_Data_out MB_BS_out IB_Opcode_out
IB_Dat&_out}"
);;
let MT_ReadL_OF = new definition
('NT_Read_OF',
"! (rep ZAREP_ty) (e _mt_env) .
NT_Read_oF rep • =
let MB_Opcode_out = I(BM_ReadLN in
let Ms = VAL i (IB_BB_inE e) in
let a0 = IB_Ad_Ir_inE • in
let a0_0 = ALTER ARBN (0) a0 in
let al 0 = ALTER a0_0 (1) (Ms • 0 => (INCN 18 a0) I ARBN) in
let a2_0 = ALTER el_0 (2) (Ms • 1 => (INCN 18 (INCN 18 a0)) I ARBN) in
let a3_0 = ALTER a2_0 (3) (Ms • 2 •> (IMCN 18 (INCN 18 (INCN 18 a0)))
I ARBN) in
let MB__xldr_out = a3_0 in
let MB_Data_o_It = AR_N in
let MB BS out = ZB_BS_inE • in
let IB_Opcode_out = IBS_Ready in
let dO • Hal_Dec rep (ELEMENT (MB_Dnta_inE e) (0)) in
let dl = Hsu__Dec rep (ELEMENT (MB_Data_i_E e} (I}) in
let d2 • Hal_Dec rep (ELEMENT (MB_Data_inE e) (2)) in
let 53 • Ha,lt...Dec rep (ELXMZNT (MB_Deta_i_E e) (3)) in
let d0_0 1 ALTER _N (0) dO in
let all_0 = ALTER d0_0 (1) (bin > 0 => dl l ARBN) in
let d2_0 = ALTER dl_0 (2) (Ms • 1 => d2 I ARBN) in
let d3_0 = ALTER d2 0 (3) (Ms • 2 => d3 I ARBN) in
let IB_Dat&_out = d3_0 in
(MTOut M_Opcodeout MBAddrout MB_Dat&_out MB_BS_out IB_Opcode_out
IB_Data_out)"
);;
let NT_Idle_OF = new_definltion
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('MT_Idle_OF',
"! (rep ,^REP_ty) (e zmt_env)
MT_Idle_OF rep •
let MB_Opcode_out = MBMIdle An
let MB_Addr_out - ARBN in
let MB_Data_out = ARBN in
let MB_BS_out - IB_BS_inE • in
let IB_Opcode_out - IBS_Idle in
let ZB_Data_out = ARBN in
(MTOut MB_Opcode_out MB_Add[r_out MB_Date_out MB_BS_out IB_Opcode_out
IB_Data_out) =
);;
let MT_Exoc - newdefinitlon
('MT_Exec _ ,
"! (mti ,MTI) (e _timeT->mt_env) (p :tim•T->mr_out) (t :tim•T) .
MT_Exec mti • p t =
(MB_Opcode inE (e t) = MBS_Ready) /\
(IBAM_Opcode_inE (e t) . IBAM ProcP) I\
((mti - MT_Write) => (IB_Opcode_inE (e t) - PBM_WriteLM) [
(mti = MT_Road) => (IB_Opcode_i_E (e t) = PBM_RoadLM)
(mti - MT_Zdle) • [ ((IB_Opcode_inE (e t) - PBM_WritePIU) \/
(IB_Opcode_inE (e t) . PBM_ReadPIU) \/
(IB Opcode_inE (e t) . PBM_WrlteCB) \/
(IB_Opcode_inE (e t) = PBM_ReedCB))}"
);;
let MT_ProC = new_prim_rec_definition
('MT_PreC',
"(MT_PreC (mti,MTI) • p 0 = T) /\
(MT_PreC mti • p (SUC t) =
(MT_Exec MT_Write • p t /\ MT_PreC MT_Write • p t) \/
(MT_Exec MT_Read • p t /\ MT_PreC MT_Rmad • p t) \/
(MT_Exec MT Idle • p t /\ MT_PreC MT_Idle • p t)) =
);;
let MT_PoatC = new_definition
('MT PomtC',
N! (rep ,^REP_ty) (mtl ,MTI) (e ,tlmeT->mt_env)
(p :tlmeT->mt out) (t :tim•T) .
MT_PoatC rep mti • p t =
(mti - MT_Write) => (p t - MT_Write_OF rep (e t))
(mti = MT_Reed) => (p t - MT_R•ad_OF rep (e t))
(mti - MT_Idle) % [ (p t = MT_Idle_OF rep (e t)) =
);a
let MT_Correct = new_definition
('MT_Correct',
N! (rep *aREP_ty) (mti ,MTI) (e ztimeT->mt_env)
(p ztimeT->mt out) (t :tim•T)
MT_Correct rep mti • p t =
MT_Exoc mti • p t I\
MT_PreC mti • p t
mi>
MT_PomtC rep mti • p t #
);_
let MTSet_Correct = new_definition
('MTSet_Correct',
u! (rep ,^REP_ty) (• :timeT->mt_•nv) (p :timeT->mt_out) .
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lot alo_slg_ib = now_dofinition
('olo_slg_ib ° ,
"! (o" _tlmeC->mc_onv) .
olo_sig_ib s' =
\u'_tlmeC. BSol(I hlda_E (o' u')) /\ (~BSol(I_malo_E (o' u')) \/
-BSoI(I rols_E (o' u')) \/
~BSol(I_cals_E (o" u'))) #
lot rdy_sig_ib = now_dofinitlon
('rdy_sig_ib',
"! (e" stimoc->mc_onv) (p' ztimoc->mc_out) .
rdy_sig ib o' p' =
\u'ztimec. (BSol(I_srdy_O (P' u')) = LO) /\ BSoI(I_Iost_E (s' u')) #
);;
lot ack_oig_ib = new_definitlon
C'ock_slg_ib',
"! {s' ztimeC->mc_snv) (P' _tiRec->mc_out) .
ock_sig_ib o' p' =
\u'stimoC. (BSol(I_srdy_O (p' u')) = LO) /\ -BSol(I_Iolt_E (o' u'))"
);;
let IB_Slovo = nsw_doflnition
('IB_Slovo',
"IB_Slavo (mti :MTI)
(o ztimeT->mt_onv} (p :tlmoT->mt_out) (t :timoT)
(s' :timec->mc onv) (p' stimoC->_c_out) (ti' :timeC) =
lot write = (ELEMENT (BSolCI_ad_inE (o' ti'})) C27)) in
lot Toad = (-write) in
lot imom = (BSol(I_malo_E Co' ti'}) = F) in
lot plu= (BSol(I_ralo E (o' ti')) = F) in
lot cbus= (BSsI(I_colo_E (o' ti')) = F) in
lot valid_r_ = % p-port control signals valid %
(imom ==> (-piu /\ -cbu.s) /\
piu ==> -cbus /\
(?u'_timoC.
STABLE TRDE_THEN_FALSE (bsig I_Iost_E o') (ti',u'))) in
lot valid_ack = % m-port control signals valid %
(?u'_tlmeC. BTABLE_HI_THXN_LO (bslg I srdy_o p') (ti#,u ') /\
lu'_timoC.
rdy_si__ib e' p' u' ==_
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(?v'_timsc. STABLE_HI_THEN_LO (bsig I_srdy_O p') (u'+l,v'])) in
end-of-act ive-t tans act ion time
let t'ack = Ou',timeC. STABLE_FALSE_THEN_TRUE (ack sig_ib e' p') (ti',u')
in
slave-ready 0,1,2,3 times
let t'rdy0 - eu',timeC. NTH_TIME_LO 0 (bsig I_srdy_O p') ti' u' in
let t'rdyl - eu',timeC. NTH_TIME LO 1 (bsig I_srdy_O p') ti' u' in
let t'rdy2 - eu',timeC. NTH_TIMX_LO 2 (bslg I_srdy_O p') ti' u' in
let t'rdy3 = eu'ztimec. NTH_TIMX_LO 3 (bsig I_srdy O p') ti' u' in
data-valld predicates for wrlte-data words 0,1,2,3 %
let dr0 : (t'rdy0 <= t'ack I\
STABLE_AB (Jig I_ad_inE
let dvl : (t'rdyl <= t'ack /\
STABLE_AB (sig I_ad_inE
let dr2 = (t'rdy2 <- t'ack /\
STABLE_AB (sig I_ad_inE
let dr3 - (t'rdy3 <- t'ack /\
STABLE AB (sig I ad_inE
wrlte-data wordJ 0,1,2,3
let dO = (dr0 => BSe1(I_ad inE (e'
let dl - (dvl => BSel(I_ad_inE (e'
let d2 = (dr2 z> BSel(I_ad_i_E (e'
let d3 - (dv3 ffi> BSel(I_ad_inE (e'
byte-enable-valid predicates for





t'rdy0) ) I ARBN) in
t'rdyl)) I ARBN) in
t'rdy2)) I ARBN) in
t'rdy3)) I ARBN) in
byte enables 1,2,3 %
STABLE_AB (sir I be_E e') (ti'+l,t'rdy0)) in
let by2 = (t'rdyl <- t'ack /\
STABLE_AB (mig I_be_E e') (t'rdy0÷l,t'rdyl)) in
let by3 - (t'rdy2 <= t'ack /\
STABLE_AB (sig I_be_E e') (t'rdyl+l,t'rdy2)) in
byte enables 0,1,2,3
let b0 = NOTN 3 (BSel(I_be_E (e' ti'))) in
let bl = (by1 -> NOTN 3 (BSel(I be_E (e' t'rdy0))) i ARBN) in
let b2 = (by2 -> NOTN 3 (BSel(I_be_E (e' t'rdyl))) I ARBN) in
let b3 - (by3 -> NOTN 3 {BSel(I be E (e' t'rdy2))) i ARBN) in
data-valid predicates for read-data words 0,1,2,3
let ev0 - (t'rdy0 <- t'ack) in
let evl - (t'rdyl <- t'ack) in
let ev2 - (t'rdy2 <= t'ack) in
let ev3 - (t'rdy3 <= t'ack) in
read-data words 0,1,2,3
let e0 = (sv0 => wordnVAL (BSel(I_ad outO (p' t'rdy0)))
let el- (evl => wordnVAL (BSel(I_ed_outO (p' t'rdyl)))
let e2 - (ev2 _> wordnVAL (BSel(I ad_outO (p' t'rdy2)))









( ? t ' ack : t imeC. STABLE_TRUE_T;TEN FALSE
(eck_sig_ib e' p') {ti',t'ack)}) /\
STABLE_AB_OFF (slg I srdy_O p') (ti',ti') /\
STABLE_AB OFFn (sig I_ad outO p') (ti',ti') /\
(write -=>
( lu' ztimeC.
ti" < _I' _>
STABLE_FALSE (ele_sig_ib e') (ti'+l,u') ,,->
STABLE_AB_OFFn (mig I_ad_outO p') (ti'+l,u'))) /\
( lu' ztimeC.
t'ack < u' ,,,,>
STABLE_FALSE (ale_sig_ib e') (t'ack+l,u') ,,->
(STABLE_AB OFF (sig I_srdy_O p') (t'ack+l,u') /\
STABLE_AB_OFFn (sig I_ad_outO p'} (t'ack+l,u'))))
=> IBS Ready I
( -1mere /\
STABLE_AB_OFF (sig I_srdy_O p') (ti',ti') /\
STABLE AB_OFFD (sig I_ad_outO p') (ti',ti') /\
( 2u' . timec.
ti' < 11' _>
STABLE_FALSE (ale_sig_ib e'} (ti'+l,u') =->
(STABLE AB OFF (eig I_srdy_O p') (tl'+l,u') /\
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STABLE_AB_OFFn (mig I_ad outO p') (ti'+l,u'))))
=> IBS_Idle I IBS_Zllogal) /\
(IB_Data_outO (p t) =
ALTER {ALTER (ALTER {ALTER ARBN (0) e0) (i) el) (2) e2) (3) e3) /\
(IB_Opcode inE (e t) =
((valld_ack ==> valld_rqrc) I\ imem I\ write) => PBM_WrltoLM I
((valid_ack ==> valid_r_) /\ Imem /\ read) => PBM_RoadLM I
(piu /\ write) => PBM_WritoPIU [
(piu /\ read) => PBM_ReadPIU [
(thus /\ write) => P2M_WrlteCB J -
(thus /\ read) => PBM RoadCB i PBM_Illegal) /\
(IB_Addr_inE (e t} z SUBARRAY (BSel(I_ad inE (o' ti'))) (23,0)) /\
(IB_Deta i_E (e t} =
ALTER (ALTER (ALTER (ALTER ARBN (0) dO) (1) dl) (2) d2) (3) d3) /\
(IB_BS_inE (e t) = SUBARRAY (BSel(I_ad inE (o' ti'))) (25,24)) /%
(IB BE_inE (e t) =
ALTER (ALTER (ALTER (ALTER ARBN (0) b0) (1) bl) (_) b2) (3) h3))"
);;
let IBA_PMSIave = now_deflnltlon
('IBA PMSlavo',
"IBA_PMSIave (mti xMTI)
(e ztimeT->mt_env) (p ztimeT->mt_out) (t ztimeT)
(e' ztimeC->mc_env) (p' _tluumC->mc_out) (ti' ttimec) =
lot t'&ck - _u'xtlmeC. STABLEFALSE_THEN_TRUE (ack_oig_ib e' p'}
in
(IBAPM_Opcode_inE (e t) =
(STABLE AB_TRUE (0ig I_hlda E e') (ti',t'ack)}
=> IBAPMProcP i IBAPM_IIIeGal)"
);;
(ti',u')
let cs_sigmb = new_definltlon
('cs_eig_mb',
"! (p' ztimeC->mc_out) .
cs_slg_mb p' =
\u'ztimeC. -ASel(MB_c0_eeprom_O (p° u')) \/ -ASel(MB_cs_sram O (p' u'))"
);;
let MBMaster = now_dofinit2on
('MB_Master',
-MB_Master (mtl :MTI)
(e ztimeT->mt_env) (p ztimmT->mt_out) (t _tinusT)
(e' ItimeC->mc_env) (p' stimeC->mc_out) (ti' ztimec) =
% data-write times
let t'w0 = Ou'stimeC. NTH_TIME_CHANGES_FALSE 0
let t'wl - Ou'Itimec. NTH_TIRM_CRANGES_FALBE 1
let t'w2 = Ou'ztimec. NTH_TIME_CHANGEB_FALSE 2
let t'w3 = Qu'ztimec. NTH_TIME CHANGES FALSE 3
% data-read times
let t°r0 = $u'stimec. NTH TIME C]_ANGZS_FALSE 0
let t'rl = Su',timec. NTH_TIME_CHANGES_FALSE 1
let t'r2 = Ou'Itimec. NTH_TIME_CHANGESFALSE 2
let t'r3 n Ou'Itimec. NTH_TIMM_CHANGES_FALBE 3
let gram • -BSel(MB_cs_sram 0 (p' (ti'+l))) in
(beig MB_we_o p') ti' u' in
(bsig MB_wo_O p') ti' u' in
(beig MB_we_O p') ti' u' in
(beig MB_we O p') ti' u' in
{belg D_oo o p') ti' u' in
(beig MB_oe_O p') ti' u' in
(bsig MB_oe_O p') ti' u' in
(beig MB oe_O p') ti' u' in
lot eeprom= -BSel(MB_ce_ooprcm_o (p' (ti'+l))) in
% address-valid predicate for all address words
lot valid_addr =
((sram ==>
(lu'. (CHANGES_FALSE (bsig MB_we_O p') u' \/
CHANGES_FALSE (bslg MB_oe_O p') u')
==> STABLE_AB (Jlg __addrO p') (u',u'+1))) /\
(eeprom =n>
Ctu'. (CHANGES_FALSE (bsig MB_we_O p') u' \I
CHANGES_FALSE (bslg MB_oe_O p') u')
==_ STABLE AB (sig MB_addro p') (U',U'÷2))) /\
(Lu' v' n. (STABLE_FALSE (ale_mig_ib e') (t2'+l,u'} I\
STABLE_FALSE (ale_sig_ib e') (ti'+l,v') /\
NTH TIMZ ClL_NGES FALSE n (bsig MB_oe_O p') el' u' /\
NTH_TIME_CHANGEB_FALSE n (boig MB_weO p') el' v')
=-> (BSel(MB_addrO (p' u')) = BSel(MB_addrO (p' v'})))) in




((lu'. (CHANGES_FALSE (bmig MB_wo_O p') u'
.=> STABLE_AB (sig M__data_outO p') (u',u'+l)))) I\
(:u'. (-ASoI(MB_oe_O (p' u')) \/ -Bsol(MB oo_O (p' u')))
::> STABLE_AB_OFFn (81g MB_data_outO p') (u',u'))) I\
( oeprom ==>
((lu'. (CHANGES_FALSE (bsig MB ws_O p') u'
::> STABLE_AB (Big MS_data auto p') (u',u'+2)))) /\
(Lu'. (-ASeI(MB_oe O (p' u')) \/ -BSal(MB_oe 0 (p' u')))
=:> STABLE_AB OFFn (slg MB_data autO p') (u',u')))) in
% address words 0,i,2,3 %
let a0 : ((?u' (STABLE_FALSE (ale sig_ib e') (ti'+l,u') /\
(NTH_TIME_CHANGES_FALSE 0 (bslg MB_we_O p') ti' u'}))
:> BSel(MB addrO (p' t'w0)) I
(?u' (STABLE_FALSE (ale 81g_ib o') (ti'+l,u') /\
(NTH_TIME CRM%NGES_FALSE 0 (bsig MB_oo_O p' ) ti' u' } ) }
=> BSoI(MB addrO (p' t'r0)) I ARBN) in
let al - ((?u' (STABLE_FALSE (alo_slg_ib e') (ti'+1,u') /\
(NTH_TIME_CHANGES FALSE 1 (bsig MB_wa_O p' ) ti' u' ) } )
=> BSel(MB_addrO (p' t'wl)) J
(?u' (STABLE FALSE (ale_sig_ib e') (ti'+l,u') /\
(NTH_TIME CBJ&NGES_FALSE 1 (bsig MB oe_O p' ) ti' u' ) ) )
:> BSel(MB_addrO (p' t'rl)) I ARBN) in
let a2 : ((?u' (STABLE_FALSE (ale_slg_ib e') (ti'+l,u') /\
(NTH_TIMZ CHANGES_FALSR 2 (bsig MB_wa_O p') el' u'}))
=> BSal(MB_addrO (p' t'w2)) I
(?u' (STABLE_PALSE (ala_slg_ib e') (ti'+l,u') /\
(NTH_TIMX_CHANGRS_FALSE 2 (bsig MB_oe 0 p' ) ti' u') ) )
=> BSaI(MB_a4MIrO (p' t'r2)) I ARBN) in
lot a3 = ((?u'. (STABLE FALSE (ale sig_ib e') (ti'+l,u') /\
(NTH_TIME_CHANGEB_PALBE 3 (bsig MB we_O p') ti' u')))
.> BSel(MB_addrO (p' t'w3)) I
(?u'. (STABLE PALSE (ale_sig_Ib e') (ti'+l,u') /\
(NTH_TIMB CBANGEB_FALSE 3 (bsig MB_oe_O p') ti' u')))
=> BSeI(MB ac%drO (p' t'r3)) I ARBN) in
% write-data words 0,1,2,3 %
let dw0 = ((?u'. (STABLE_FALSE (ale_sig_ib e') {ti'+l,u') /\
(NTH_TIME_CBANGES_FALSE 0 (bsig MB_we_O p' ) el' u' ) ) )
=> wor4LnVAL (BSel(MB_data_outO (p' t'w0)}) I ARBN} in
let dwl = ((?u'. (STABLE_FALSE (ale_0ig ib e') (ti'+l,u') /\
(NTH_TZME_CHANGES_FALSE i (bslg MB_wa_O p' ) ti' u' ) ) )
=> wordnVAL (BSeI(MB data autO (p' t'wl))) i ARBN) in
let dw2 = ((?u'. (STABLE_FALSE (ale_sig_ib e') (ti'+l,u') /\
(NTH_TIME_CHANGES_FALSE 2 (bglg MB we_O p') el' u')) )
=> wordnVAL (Bsel(MB_data_outO (p' t'w2))) I ARBN) in
let dw3 = ((?u'. (STABLE FALSE (ale 0ig ib e') (ti'÷l,u') /\
(NTH_TIMWe_CEhKNGES_FALBE 3 (bgi_ M_ we_O p') ti' u')))
•,> wor4bIVAL (BSal(MB_data_outO (p' t'w3))) I RRBN) in
% read-data words 0,1,2,3 %
let dr0 : ((?u'. (STABLE_FALSE (ale_01g_ib e'} (ti'+l,u') /\
(NTH_TIME CHANGES_FALSE O (hsig MB_oe_O p' ) ti' u' ) ) )
=> (stem => BSel(MB_data_inE (o' (t'rO+l)) )
I BSel(MB_data_inE (e' (t'r0+2)))) I ARBN) in
lot drl . ((?u'. (STABLE_FALSE (ale_sig_i_ e') (ti'+l,u') /\
(NTH_TIMX_CHANGES FALSE 1 (bmlg MB_oe_O p' ) ti' u' ) ) )
=> (stem => Bmel(MB_data_inE (e' (t'rl+l)))
J BSal(MB_data_ix_E (e' (t'rl+2)))) I ARBN) in
lot dr2 : ((?u'. (STABLE_FALSE (ale_sig_ib a') (ti'+l,u') /\
(NTH_TIME_CEhENGES_FAX_E 2 (bsig MB_oe_O p') ti' u'}))
=> (stem => BSel(MB_data_inE (e' (t'r2+l)) )
I BSel(MB_data_inE (e' (t'r2+2)) ) ) I ARBN) in
let dr3 : ((?u'. (STABLE_FALSE (ala_slg_ib e') (ti'+l,u') /\
(NTH TIME_CHANGES_FAXaE 3 (bsig MB_oe_O p' ) ti' u' ) ) )
=> (stem => BSel(MB_data_inE (e' (t'r3+l)))
J BSel(MB_data_imE (e' (t'r3+2)) ) ) I ARBN) in
((MB_Opcode_outO (p t) -
( ((valld_edd.r) /\
(valid_dot e) /\
(?u'. -BSeI(MB_wa 0 (p' u')) /\
STABLE_FALSE (ale sig_ib e') (ti'+l,u'))) -> M*_M_WritaLM I
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( (valld addr) I\
(valla_dat a) I\
(?u'. -BSoI(MB_oo_O (p' u')) I\
STABLE_PALSE (ale_glg_ib e') (ti'+l,u'))) :> MBM_ReadLM l
(!u'. STABLE_FALSE (alo_sig_ib o') (tl'+l,u')
--=> (STABLE_AB_TRUE (slg MB_cs_ooprom_O p') (ti'+l,u') /\
STABLE_AB_TRUE (sig MB_cs_sram_o p') (ti'+l,u') /\
STABLE_AB_TRUE (sig MB_wo_o p') (ti'÷l,u') /\
STABLE_AB_TRUE (sig MB_oo_O p') (ti'+l,u'))) => MBM Idle
I MBM_IIIegal) ) /\
(MB Addr_outO (p t) = -
ALTER (ALTER (ALTER (ALTER R/4BN (0) m0) (I) al) (2) a2) (3) a3) /\
(MB_Data outO (p t) =
ALTER (ALTER (ALTIR (ALTER ARBN (0) aw0) {1) awl) (2) dw2) (3) dw3) /\
(MB_BS_outO (p t) =
(lu'. STABLE_FALSE (alo_ilg_ib e') (ti'+l,u')
==> (LENS THAN_N__TIMES CHANGES_FALSE I (bmig MB__wo_O p') ti' u' /\
LESS_TKAN N TIMES_CHANGES_FALSE 1 (bmig MB_oe_O p' ) ti' u' ) )
=> WORDN 0 l
(lu'. STABLE_FALSE (alo_si__ib e') (ti'+l,u')
=:> (LESS_THAN N_TIME8_CHANGES_FALSE 2 (bmig MB wo_O p') ti' u' /\
LESS THAN_N_TIMES_CHANGES_FALSE 2 (bslg MB oe_O p') ti' u'))
=> WORDN 1 I
(tu'. STABLE_FALSE (alo_sig ib o') (ti'+l,u')
==> (LESS_THAN_N_TIMES_CHANGES_FALSE 3 (bllg MB__wI O p' ) ti' u' /\
LESS_THAN_N_TIMES_CHANGES_PALSE 3 (blig MB oe_O p' ) ti' u' ) )
=> WORDN 2 l
(tu'. STABLE_FALSE (ale_mlg_ib e') (tl'+l,u')
==> (LESS THAN_N TIMES_CHANGES_FALSE 4 (bllg MB_we_O p') ti' u' /\
LESS_THAN_N_TIMIS_CI_NGES_FALSE 4 (bmlg MB_oe_O p') ti' u'))
=> WORDN 3 I ARB) /\
CMB_Opcodo_inE (e t) = MBS_Road_) /\
(MB_Dat&_inE (o t) -
ALTER (ALTER (A.t, TZR (ALTEX ARUN (0) dz0) (1) drl) (2) dr2) (3) dr3))"
);;
let Rit_Slave - new_deflnitlon
( 'Rlt_Sl&ve ',
"Rst_Sl&ve (mtl ,MTI) (e ,timeT->mt_env) (t ,timoT) (e' ,timeC->mc env) =
Rmt_Opcode_inE (e t) =
(tu'xtimoc. BSol (RmtE (o' U'}) = F) => RM_NoReset J RM_Illegal #
);;
let MGtatoAbm = new_definitlon
( ' MStataAbs',
"MStateAb8 (mti =MTI) (s ,timeT->Rt 8tare) (e :tlmoT->mt_env)
(p :tim_mT->mt_out) (t ,timeT} (8' :timeC->mc state)
(e' stimoC->mc_env) (p' :timoC->mc_out) (ti' ttimeC) n
% (t' = O) %
(M_fsm__stateS (s' 0) = MI) /\
((ti' > 0) ==>
(M_fsm_stateS (s' ti') = NT_fm_stateS (s t))) I\
( I ti 'suc _tim_c.
NTH_TIME_TRUE (SUC t) (alo_sig_ib e') 0 ti'suc -=>
(MT_fsm_statoS (s (t+l)) = M_fsm_statoS (s' ti'suc)))"
);;
let MTAbs = new_definitlon
( 'MTAbm ',
"MTAbm (mti zMTI) (i ,timeT->mt_mtate) (o stimmT->mt env)
(p ztimoT->mt_o_t) (t stileT) (m' ztlmeC->mc_mtate)
(e' ,timeC->mc_onv) (p' ,tlmeC->mc_out) =
MT_Exec mti • • p t
----=>
(? (ti' #tlmoC).
NTH_TIMX_TRUE t (alo_sig_ib m') 0 ti' /\
IB sl&ve mti • p t e' p' ti' /\
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IBA_PMSIave mti • p t •' p' ti' /\
MB_Mastar mti a p t e' p' ti' /\
Rat_Slave mti a t e' /\
N6gtat_s mti s a p t s' e' p' ti'}"
);;
let MTAbsSet = new_deflnitlon
( ,MTAbsset ',
"MTAbsSet (s :timaT->mt_state) (e :timaT->mt_anv) (p :tim•T->mr_out)
(s' :timeC->mc_state) (•' :timeC->mc_env} (p' :timeC->mc_out) =
l(mti:MTI) (t:timeT). MTAbs mti • • p t s' e' p'" -
);;
close_theory();;
4.4 C-Port Transaction.Level Specification
This section contains the theories ctauxp_defand ctransp_def, defining the C-Port transaction-level data
structures and interpreter, respectively.
File= ctauxp_def.ml
Author: (c) D.A. Fura 1992-93
Date: 1 March 1993
This file contains types and definitions for the transaction-level
specification of the P-Process of the PZU C-Port.
................................................................................
set_flag (,timing', true);;








new_type _bbrev {,wordnn', -:(num->wordn)');;
let CTI =
define_type 'CTI'
'CTI = CT_Write I CT_R•ad J CT_Idle';;
% P-Bus Master Opcodee %
let ph_op =
define_type 'pbmop'
'pbmop = PBM_WriteLM I PBM_WritePIU I PBM_WriteCB I pBM_ReadLM I
PBM ReadPIU I PBM_RaadCB I PBM_IIIegaI';;
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% I-Bus Slavs Opcodes
lot ibsop •
define_type ' ibeop'
• ibsop - IBS_Reedy t IBS_Idle J IBS_Illegal' ; 7
I-Bum Arbltration-Master Opcodem
let ibamop -
define_type ' Ib_nop '
'Ibam_)p = IBAM_ProcP I IBAM_ProcC I IBAM_Illegal';;
% C-Bus Master Opcodoe %
let cheep =
define_type 'ckm_op '
'cbmop = CBM_WritoCB I CBM_ReadCB i CBM_Idle I CBM_Illeoal';;
% C-Bus slave Opcodi8 %
let cheep =
define_type 'cbmop'
•cheep - CBS_Roady J CBS Illegal' ; ;
% Reset Master Opcodam %
lot r_op =
do f Ins_type 'reap'
,rmop = RM_NoRomet i RM_Illegal ' ; ;
................................................................................




'ct_anv - CTEnv pbmop wordn wordmal words wordnn cheep warden, ; ;




"IB_Opcoda inE (CTEnv IB_Opcode in IB_Addr_in IB_Data_in IB_BS_in
IB BE In CB Opcode_In CB_Data_in)
= IB Opcoda_in #7 ;




"IB_Addr_inE (CTEnv iB_Opcode_in IB_Addr in IV_Data_in IB_BS_in
IB_BE_In CB Opcode_in CB_Data_in)
- IB_Addr_in" 7 ;
let IB_Data_inE = new rocllrmlve definition
false
ct_anv
• IB_Data inE '
"IB Data_inE (CTEnv IB_Opcode_in IB_Addr in IB_Data_in IB_BS in
IB_BB_in CB Speeds_in CB_Data in)
= IB_Data_in"; ;
let IB_BS_inE : new_recureive_dmfinitlon
false
ct_eDv
• IB BS_id '
"IB BS inE (CTEnv IB_Opcode In IB_Ad4Lr_In IB_Data_in IB_BS_in
IB BE in CB Opcode in CB Data In)
= IB BS .in";;




"IB BE i_E (CTEmv IB_Opcode_In IB_Addr_in IB_Data_im IB_BS_in
IB BE in CB_Opcode_in CB Data_Is)
228
m IB BB in";;




"CBOpcode_inE (CTEnv IB_Opcode_In IB_Addr_in IB_Data_in IB_BS_in
IB BE in CB_Opcode_in CB_Datain)
= CB_Opcoda_in";;









let CTEnv_Selactorm_Work = prove_thm
('CTEnv_Salactors_Work',
"!azct_a_v .
a = (CTEnv (IB Opcode_inE e} (IB_Addr inE e) (IB Data_inE e) (IB_BS_inE e)
(IB_BE_inE a) (CB_Opcode_inE e) (CB_Data_inE a))',
GEN_TAC
THEN 8TRUCT_CASESTAC (SPEC "e:ct_env" EnvCASES)




'ct_out z CTO_t chmop woz_ wor_ wordn worda_n ibmop
worc_ln';;




"CB_Opcode_outO (CTOut CB_Opcodeout CB_Addr_out CB_Data_out CB_BS_out
CB_BE_out IB Opcode_out IB Data out)
= CB_Opcode_Out";;




"CB_Addr_outO (CTOut CB_Opcode_out CB_Addr_out CB_Data_out CBBS_out
CB_BX_out IBOpcoda_out IBData_out)
. CB_Addr_OUt';;




-CB_Data_outO (CTOut CB_Opcode_out CB_Addr_out CB_Deta_out CB_BS_out
CB_BE_out IB_Opcoda_out IB_Data_out)
= CB_Data_out';;












HCB BE outO (CTOut CB_OlPcode_out CB_Addr_out CB_Data_out CB_BS out
CB BE out IB_Opcoda_out IB_Data_out)
= CB_BB_oUt"; ;
lot IB_Opcode_outO = new_recurmlvo_dafinitlon
false -
c t _out
, IB_Opcodo_out O '
"IB_Opcode_outO (CTOut CB_Opcodo_out CB_Addr_out CB_Data_out CB_BS_out
CB_BI_out IB_Opcode_out IB_Data_out )
= IB_Opcodo_out"; ;
let IB_Data_outO = nsw_rscursivs_definition
false
or_out
' IB_Dat a_outO '




prove_caaes_thm (prove_induction thm ct_out ) ; ;
let CTOut_Selectors_Work = prove_thm
( 'CTOut_salsctors_Work',
"Ip : ct_out .
p = (cTout (cB_Opcode_outO p} (CB Addr outo p) (CB_Data_outO p)
(CB_BS_outO p) (CB_BE_outO p) (IB_Opcode_outO p)
(IB_Data_outO p} ) =,
GHN_TAC
THEN STRUCT_CASES_TAC (SPEC "p :or_out" Out_CASES )
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c-Port of the FTEP PIU, an ANIC developed by the Embe_ad Processing
Laboratory, Boeing High Technology Center. Thlm specification is for the
process associated with the P-Port - the C-Port masters the C-Bus according
to a P-Port request.
................................................................................










map new parent [,ctauxp_def';'array_def';'wordn_def';'ineq'];;
let REP_ty = abs_type_info (theorem 'piuaux_def' 'I%EP');;
let CT_Write_OP = new_definition
('CT_Writo_OF',
N! (rap z^REP_ty) (e zct_env) .
CT_Write_OF rap • =
let CB_Opcode_out - CBM_WriteCB in
let CB_Addr_out = IB_Addr_inE • in
let bs = VAL 1 (IB_BS_InE e) in
let dO - ELEMENT (IB_Data_inE e) (0) in
let dl - ELEMENT (IB_Data inE a) (i) in
let d2 - ELEMENT (IB_Data_inE e) (2) in
let d3 - ELEMZNT (IB_Data_inE e) (3) in
let o0 = ALTER ARBN (0) (Par Enc rap dO) in
let ol - ALTER o0 (i) (b0 • 0 -• (Par_Enc rap dl} I ARBN) in
let 02 = ALTER ol (2) (be • 1 => (Par_Enc rap d_) [ ARBN) in
let 03 = ALTER 02 (3) (be • 2 -> (Par Enc rap d3} I ARBN) in
let CB Data_out - 03 in
let CB BS_out I IB_BS_inE • in
let CB BE_out = IB_BE_InE • in
let IB_Opcode_out - IBS_Raady in
10t IB_Data_out = (ARBN_num->wordn) in
);;
(CTOut CBOpcoda_out CB_Addr_out CB_Data_out CB_BS_out CB_BE_out
IBOpcode_out IB_Data_out)"
let CT_Read_OF = new_definition
('CT_Read_OP',
"! (rap _^REP_ty) (e zct_env) .
CT_Read OF top a -
let CB_Opcode_out - CBM_ReadCB in
let CB_Addr_out = IB_Addr_inE • in
let CB_Data_out - (ARBN_num->wordn) in
let CB_BS_out = IB_B8 IDJE • in
let CB_BE out = IB_BE_InE • in
let IB_O_code_out - IBS_Ready in
let bs - VAL 1 (IB Bs_inE e) in
let dO - Par_Dec rap (ELEMENT (CB_Data inE e) (0)) in
let dl = Par Dec rap (ELEMENT (CBData_inE e) (1)) in
let d2 - Par_Dec rap (ELEMENT (CB Data_inE e) (2)) in
let d3 = Par Dec rap (ELEMENT (CB_Data_inZ e) (3)) in
let d0_0 - ALTER ARBN (0) dO in
let dl_0 = ALTER d0_0 (I) (be > 0 =• dl I ARBN) in
let d2_0 - ALTER dl 0 (2) (be • 1 -• d2 I ARBN) in
let d3 0 - ALTER d2 0 (3) (be > 2 -> d3 J ARBN) in
let IB Data_out = d3 0 in
)J;
(CTOut CB Opcoda_out CB Addr out CB_Data_out CB_BS out CB_BE out
IB_Opcode_out IB_Dataout)"
let CTIdle_OP - new_definltion
('CT_Idlo_OF',
"I (rap z^REP_ty) (e zct_env} .
CT_Idle_OF rap • =
let CB_Opoodeout - CBM_Idle in
let cB_Addr_out - ARBN in
let CB_Dataout = (ARBNznum->wordn) in
let CB_BS out = ARBN in
let CB_BE out - ARBN in
let IB_Opcode_out - IBS_Ready in
let IB_Data out = ARBN in







let CT Exoc - now_definitlon
( ' CT_Exoc ',
"2 (cti tCTI) (o ztlmoT->ct_onv} (p _tlmoT->ct_out) (t :timoT) .
CT_Exec cti • p t I
(CB_Opcode inE (e t) - CBS_Roa_) /\
(IBAM Opcode inE (o t) - IBAM_ProcP) /\ -
((ctl = CT_Write) w, (IB_Opcodo_inE (o t) - PBM_WriteCB) I
(ctl = CT_Ro&d) 8> (IB_Opcodo_inE (o t) - PBM_RoadCB)
96 (ctl = CT_Idlo) 96 I ((IB Opcode_inE (e t) - PBM WriteLM) \/
(IB_Opcodo_inE (o t) = PBM_RoadLM) \/
(IB_Opcodo inE (e t) = PBM_WritePIU) \/
(IB_Opcode inE (e t) = PBM RoadPIU}) )"
);;
let CT_ProC = now_.prim_rec_dofinition
( ' CT_ProC ',
"(CT_PreC (cti_CTI) • p 0 = T} /\
(CT_PreC ctl • p (SUC t) -
(CT_Exec CT_Writ• • p t /\ CT_PreC CT_Writ• • p t) \/
(CT_Exec CT_Road • p t /\ CT_ProC CT_Re&d • p t) \/
(CT_Exsc CT_Idlo • p t /\ CT_PreC CT_Idlo • p t)) "
);;
let CT_PootC = new_definition
( ' CT_PostC ',
"! (rop z^REP ty) (cti zCTI) (@ :timeT->ct onv)
(p :timeT->ct out) (t _tlmoT) .
CT_PostC rep ctl • p t n
(cti - CT_Writo) -> (p t = CT_Writo_OF rep (e t)) J
(cti - CT_R•ad) -, (p t - CT Read OF rep (• t))
96 (ctl B CT_IdI•) 96 I (p t - CT_Idl• OF rep (• t))"
lot CT_Correct s new_definition
( 'CT_Correct ',
"2 (rep z^REP ty) (cti zCTI) (• ztimoT-_ct_•nv)
{i_ ztimeT->ct_out) (t ztimeT) .
CT_Correct rep ctl • p t m
CT_Ex•c cti • p t /\
CT_Pr•C cti • p t
8z_
CT Posit rep cti • p t"
);;
let CTSet_Correct - new_definition
( •CTSet_Correct ',
"! (rep I^REP_tF) (e ztlmeT-,ct_env) (p :timoT-_ct_out)
CTS•t_Corroct rep • p - l (ctizCTI)(tztimoT). CT_Corroct r•p cti • p t"
);;
close_theory(};;
4.5 R-Port Transaction-Level Specification
This section contains the theories rtauxp_defand rtransp_def, defining the R-Port transaction-level data
structures and interpreter, respectively.
96................................................................................
Film z rt auxp_d•f .ml
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This file containm typom and definitions for the transaction-level
specification of the P-Process of the PIU R-Port.
................................................................................
eat_flag ('tim/rig',true);;
set_.earch__path (moarch__Dath(} • [,lhomolelvis61dfuralfteplpiu/hol/lib/';
,lhomololvim61dfuralftepIplulhollrportl';
"lhome/olvis61dfuralhol/Libraryltoolsl'













,pb_op I PBM_WriteLM I PBM_WritoPIU I PBM_WriteCB I PB_LRoadLM I












'rmop - RM_NoResot I RM_Illegal't;
let rt_atato =
define_type 'rt_stato'
'rtmtata - RTStato wordn wordn worchl wordn wordn wordnword_
wordn worc_n worctn wordn wordn';;





"RT_icrS (RTState RT_icr RTgcr RTccr RTmr RT_ctr0_in RT_ctrl_in RT_ctr2_in
RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3)
I RT_icr";;




"RTgcrS (RTState RT_icr RT_gcr RTccr RTsr RT_ctr0_in RT_ctrl_in RT_ctr2_in
RT ctr3 in RT_ctr0 RT ctrl RT_ctr2 RT cnr3) --
= RT__cE";;




#RT ccrS (RTState RT icr RT_gcr RT ccr RT_sr RT_ctr0 in RT_ctrl_in RT_ctr2_in
RT_ctr3 in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3)
= RT_ccr#;;




"RT srS (RTState RT_icr RT_gcr RT ccr RT sr RT ctr0_in RT ctrl in RT_ctr2_in
RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3)
= RT_sE#;;




"RT_otr0_InS (RTBtatm RT_Icr RT_gor RT_cor RT_mr RT_ctr0_in RT_otrl_in
RT_ctr21n RT_ctr3_in RT_otr0 RT_ctrl RT_ctr2 RT_ctr3)
= RT_ctr0_in";;




"RT_ctrl_IEd3 (RTBtate RT_Icr RT_or RTocr RT_mr RT_ctr0_In RT_otr1_in
RT_ctr2_in RT_otr3_in RT_etr0 RT_otrl RT_otr2 RT_ctr3)
. RT_ctrl inm;;




"RT_ctr2_inS (RTState RT_icr RT_gcr RT_ccr RTmr RT_ctr0_in RTctrl_in
RT_ctr2_in RT ctr3 in RT ctr0 RT_ctrl RT_ctr2 RT ctr3)
. RT ctr2 in#z;




#RT_ctr3 ins (RTState RT_icr RT_gcr RT ccr RT_mr RT_ctr0 in RT_ctrl_In
RT ctr2 in RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT ctr3)
= RT ctr3_in";;




"RT_ctr0S (RTState RT icr RT_gcr RT_ccr RT mr RT ctrO_in RT_ctrl in
RT_ctr2_in RT_etr3_in RTctr0 RT_ctrl RT_ctr2 RT_ctr3)
= RT_ctr0";;





"RT_ctrlS (RTState RT Icr RT__cr RT_ccr RT_sr RT_ctr0 in RT_ctrl_in
RT_ctr2 in RT_ctr3_In RT_ctr0 RT_ctrl RT_ctr2 RT_ctr3)
ffi RT ctrl";;




"RT_ctr2S (RTState RT_Icr RT_gcr RT ccr RT mr RT_ctr0_in RT ctrl in
RT_ctr2 in RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2-RT ctr3)
m RT_ctr2";;




#RTZctr3S (RTState RT_icr RT_gcr RT_ccr RTsr RT_ctr0_in RT_ctrl_in
RT ctr2_in RT_ctr3_in RT_ctr0 RT_ctrl RT_ctr2 RT ctr3}
ffiRT_ctr3";;
let State_CASES -
prove cases_thm (prove_Inductionthm rt_state);;
let State_Selectors_Work - prove_thm
(,State_Selectors_Work',
-Is:rt_state.
s - (RTState (RT icrS s) (RT_gcrS s) (RT_ccrS e) (RT srS s) (RT_ctr0_ilIS s)
(RT ctrl_inS s) (RT_ctr2_inS s) (RT_ctr3_inS s) (RT ctr0S s)
(RT_ctrlS s) (RT_ctr2S s) (RT_ctr3S s))",
GEN_TAC






Abstract data type for the environment.
................................................................................
let rt aDv =
define_type 'rt_env'
'rt_env - RTEnv ph_op wordn wordnn wordn wordnn
ibamop
r_op' ; ;




"IB_Opcode_InE (RTEnv IB_Opcode_in IB_Addr in IB_Data_In IB_BS in IB_BE_In
IBAM_Opcods_in Rst_Opcode_in)
: IB_Opcods_in" _ ;




#IB Addr_InE (RTEnv IB_Opcode in IB_Addr in IB_Data_in IB_BS_in IB_BE_in
IBAM Opcode_in Rst_Opcode in)
ffi IB_Addr_in"; ;




#IB_Data inE (RTEnv IB Opcode_in IB Addr_in IB_Data in IB BS_in IB_BE in
IBAM_Opcode_in Rst_Opcods_in)
= IB_Data_in"; ;




' IB BS_i_E '
#IB_BS_inE (RTEnv IB_Opcodo in IB_Addr_in IB_Data_in IB_BS_in IB_BE_in
IBAM_Opcode_in Rst_Opcode_in)
. IB_BS_in"; ;




"IB_BE_InE (RTEnv IB_Opcodo_in IB__ in IB_Data_in IB BS_in IB_BE_in
IBAM_Opcodo_in Rst_Opcodo_in)
= IB_BE_in" ; ;




#IBAM_Opcodo_i_E (RTEnv IB_Opcodo_In IB_Addr_in IB_Data_in IB BS in IB_BE_in
iBAM_Opcode_in Rst_Opcode_in)
= IBAM Opcodo_in"; ;




"Rgt_Opcodo inE (RTEnv IB_Opcodo in IB_Addr in IB_D&ta_in IB_BS in IB_BE_in
IBAM_Opcodo_in Rst_Opcodo_in)
• Rst_opcodo_in" ; ;
let Env_CASES
provo_c&mos_thm (provo_induction_thm rt_env) s ;
lot Env_Soloctors_Work 8 prove_thin
C 'Env_Soloctors_Work ',
"! •: rt_onv.
• = {RTEnv (IB_Opcodo_inE o) {IB Addr_inE e) (IB Data_IDZ o) (IB BS InE o)
(IB_BE_inE o) (IBAM_Opcodo_inE o) CRst_Opcodo_inE e))",
GEN_TAC
THEN STRUCT_CASES TAC (SPEC "osrt_onv" Env_CASES)
THBN REWRITE_TAC (IB Opcodo_inX; IB_Addr_inE; IB_Data_inE; IB_BS_inE;
IB BE inE7 IBAM_Opcodo_inE; Rst_Opcodo_inE]
)z;
................................................................................




'rt_out = RTOut ibaop word_' ; I




"IB_Opcodo outO (RTOut IB_Opcode_out IB_Data_out)
= IB_Opcodo_oUt#a ;




"IB_Data_outO (RTO_t IB_O_codo_out IB Dat&_out)
= IB_Dat&_out"; ;
let Out_CASES ,,
provo_cases_thm (prove_induction_thin rt_out ) ; ;
lot Out_Selectors_Work = provo thin
( ' Out_Selectors_Work •,
236
- Ipz rt_out.
p = (RTOut (IB_opcodo outO p) (IB_Data_outO p))",
GEN_TAC
THEN STRUCT_CASES TAC (SPEC -p:rt_out" Out_CASES)





let CBusAddrP = new_definltion
(, CBusAddrP ',
-! (a _word_) . cB_oAddrP a - ELEMZNT a (29)"
];;
let PRegAddrP = new_deflnltion
( 'PRegAddrP ',
"! (a :wordn) .
PRegAddrP a - -(ELEMENT a (29)) /\ (SUBARRAY a (23,22) z WORDN 1 3)"
);;
let LMemAddrP = now_dofinltion
( 'LMemAddrP ',
-! (z zwordn) .
LMomAddrP a = -(ELEMZNT a (29)) /\ -(SUBARRAY a (23,22} -- WORDN 1 3]"
);;
lot Reg0P - new_definition
( 'Rag0 P ',
"! (a :wordn) Reg0P a a PRegAddrP a /\ (SUBARRAY a (3,0) . WORDN 3 0)"
];;
let ReglP - new_deflnltion
( 'Rag IP ',
"! (a tword_) ReglP a -- PRegAddrP e /\ (SUBARRAY a (3,0) z WORDN 3 I)"
);;
lot Rog2P = new_definltion
( 'Rag2 P ',
"! (e twordn) Reg2P • z PRegAddrP a /\ (SUBARRAY a (3,0) z WORDN 3 2)"
);;
let Reg3P - now_definition
( 'Rog3 P ',
el (a lword_) Rog3P • - PRegAddrP a /\ (SUBAI%RAY a (3,0) z WORDN 3 3)"
);J
lot Reg4P - new_definitlon
( 'Rag4 P ',
"l (a zword_) Rog4P a - PRegAddrP a /\ (BUBARRAY a (3,0) = WORDN 3 4)"
lot RegSP - new_definltion
( 'RegSP ',
"! (a _wordn) RogSP a = PRegAddrP a /\ (SUBARRAY • (3,0) = WORDN 3 5)"
);;
lot Rmg6P = new deflnltlon
( 'Reg6P ',
"! (a zwordn) Reg6P • = PRegAddrP a /\ (SUBARRAY a (3,0) z WORDN 3 6)"
);;
let Reg7P z new_definition
( 'Rag7 P ',
"I (a swor_) RogTP e = PRegAddrP a /\ (SUBARRAY a (3,0) = WORDN 3 7)"
);I
lot RegSP = new_definition
( 'Rag8 P',




let Rog9P = new_daflnltion
('Reg9P',
N! (a swordn) Reg9P a = PReg&ddrP a /\ (SURARRAY a (3,0) = WOP,DN 3 9) N
)sJ
let Rogl0P = naw_dafinltlon
('RoglOP',
"I (a swordn) RaglOP a = PRegAddrP a /\ (SUBARRAY a (3,0) = WORDN 3 i0)"
let RegllP - new_definitlon
('RegllP',
"! (a swor_) RegllP a = PRagAddrP a /\ (SUBARRAY a (3,0) : WORDN 3 ii)"
);;
let Regl2P = new_definltion
('RagI2P',
"! Ca :wordn) RagI2P a = PRegAddrP a /\ (S_ARRAY a (3,0) = WORDN 3 12)"
);;
let RagI3P = new_definitlon
('RegI3P',
"I (a zwordn) Reg13P a = PRagAddrP a /\ (SUBARRAY a (3,0) = WORDN 3 13)"
);;
let RegI4P = new. definition
('RegI4P',
"! (a swordn) Regl4P a : PRegAddrP a /\ (SUBARRAY a (3,0) = WORDN 3 14)"
let RaglSP = new_definltion
('ReglSP',
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let RT Write NSP- new_definitlon
('RT Write_NSP',
"! (i zrt_itate) (o :rt_env)
RT_Writo_NSP • • =
let RT icr - RT_icrS s and
RTjcr = RT_gcrS s and
RT_ccr z RT_ccrS s and
RT_•r = RT_SrS • and
RT_ctr0_in = RT_ctr0_inS • and
RT_ctrl_in - RT_ctrl ins • and
RT_ctr2 in - RT ctr2_InS • and
RT_ctr3_in _ RT_ctr3 ins • and
RT_ctr0 = RT_ctr0S • and
RT_ctrl - RT_¢trlS • and
RT ctr2 - RT_ctr2S • o.nd
RT_ctr3 = RT_ctr3S • in
let IB_Addr_in - IB_Addr_inE • and
IB_Data in - IB Data_illE • and
IB BS_in - IB_BS_inE • and
IB BE_in - IB BE_inE • in
let new RT_icr =
(((Rog0P IB Addr_in) /\ (VAL 1 IB_Bs_in = 0)) =>
(ANDN 31 (ELEMENT IB_Date_in (0)) RT_icr) I
((RoglSP IB_Addr_in) /\ (VAL 1 IB Bs_in = i)) =>
(ANDN 31 (ELEMENT IB_Data_in (1)) RT icr) I
((Regl4P IB_Addr_in) /\ (VAL 1 IB_BS in = 2)) =>
(ANDN 31 {ELEMENT IB_Data in (2)) RT_icr) I
((Rog13P IB_Addr_in) /\ (VAL 1 IB_Bs_in = 3)) ->
(ANDN 31 (ELEMZNT IB_Dat&_in (3)) RT_icr) I
CReglP IB Addr_in) ->
(ORN 31 (ELEMENT IB_Data_in (0)) RT_Icr) I
((Rog0P IB Addr_in) 1\ (VAL 1 IB_BS in >= i)) =>
(ANDN 31 (ELEMENT IB_Data_in (i})
(ORN 31 (ELEMXNT IB Data_in (0)) RT icr)) I
((ReglSP IB_Addr in} /\ (VAL 1 IB_BS_in >- 2)) =>
(ANDN 31 (ELEMENT IB_D&ta_in (2)}
(ORN 31 (ELEMENT IB_Data_in (I)} RT_icr)) [
((RogI4P IB_Addr in) /\ (VAL 1 IB_BS_in >= 3)) =>
(ANDN 31 (ELEMENT IB Data_in (3))
(ORN 31 (ELEMENT IB_Date in (2)) RT_icr)) [ RT_icr) in
((Rog2P IB_Addr_in) .> ELEMXNT IB Data in (0) [
(ReglP IB_Addr in /\
(VAL 1 IB_BS_in >= i)) => ELEMENT IB_Data_in (I) I
(Rog0P IB_Addr_in ]\
(VAL 1 IB_BS_in >= 2)) => ELEMENT IB_Dat& in (2) |
(ReglSP IB_Addr in /\
(VAL 1 IB_BS_in >= 3)) => ELEMENT IB_Date_in (3) [ RT_gcr) in
let new_RT_ccr =
((Reg3P IB_Addr_in) => ELEMENT IB_D&ta_in (0) i
(Re_2P IB_Addr in /\
(VAL 1 IB_BS_in >- i)) -> ELEMXNT IB_Dat&_in (i) [
(Re@IP IB_Addr_in /\
(VAL 1 IB_BS_in >- 2)} -> ELEMXNT IB_Data_in (2) }
(Reg0P IB_Addr_in /\
(VAL 1 IB_BS_in >- 3)) u> ELE_NT IB_D&ta_in (3) J RTccr) in
let new_RT_sr - (ARBNswordn} in
let new_RT ctr0_in I
((RegSP IB_Addr in) .> ELE_NT IB_Data_in (0) n
(RegTP IB_Addr_in /\
(VAL 1 IB_BS_in >= 1)) => ELEMENT IB_Data_in (1) I
(Rog6P IB_Addr_in 1\
(VAL 1 IB_BS in >- 2)) -> ELEMINT IB_Data_in (2) I
(RogSP IB_Addr_in /\
(VAL 1 IB Be_in >1 3)) -> ELEMINT IB_Date in (3) I RT_ctr0 in) in
let new_RT_ctrl_in -
((RoggP IB_Addr_in) .> ELER_NT IB Data in (0) I
(RegSP IB_Addr_in /\




(VAL 1 IB_BS_In >= 2)) => ELEMENT IB_Data in (2) i
(Reg6P IB_Addr_in /\
(VAL 1 IB_BS_in >= 3)) => ELEMZNT IB_Data_in (3) I RT_ctrl_in) in
let new_RT_ctr2_in =
((Regl0P IB_Addr_in} => ELEMENT IB Data_In (0)
(ReggP IB_Addr_in /\
(VAL 1 IB BS_in >= I)) => ELEMENT IB_Data_in (I} I
(RegSP IB_Addr_in I\
(VAL 1 IB_BS_in >= 2)) => ELEMENT IB_Data in (2) I
(RegTP IB Addr_in /\
(VAL 1 IB BS_in >= 3)) => ELEMENT IB_Data_in (3) I RT__ctr2_in) in
let new_RT_ctr3_in -
((RIglIP IB Addr_in) => ELRMENT IB_Dat&_in (0)
(RoglOP IB_Addr_in /\
(VAL I IB_BS_in >= i}) => ELEMENT IB_Data in (1) I
(RoggP IB_Addr_in /\
(VAL 1 IB BS_in >= 2)) => ELEMZNT IB Data_in (2) J
(RogSP IB Addr_in /%
(VAL i IB_BS_in >= 3)) => ELEMENT IB_Data_in (3) J RT_ctr3_in) in





=> ELRMENT IB_Data_in (0)
/\
>= i)) => ELEMENT IB_Data 2n (I) I
/\
(VAL 1 IB_BS_In >= 2)) => ELEMENT IB_Data in (2) I
(ReggP IB_Addr_in /\
(VAL 1 IB__BS_in >= 3)) => ELEMRMT IB Data in (3) I RT ctr0) in
let new_RT_ctrl =
((Reg13P IB_Addr_In) => ELEMENT IB_Data_in (0)
(Re_I2P IB_Addrin /\
(VAL 1 IB_BS_in >= I)) => ELEMENT IB_Data_in (I) I
(RegllP IBAddr_in /\
(VAT. 1 IB_BS_In >= 2)) => ELEMENT IB_Data in (2) I
(RoRIOP IB_Addrln /\
(VAL 1 IB_BS_in >= 3)) :> ELEMENT IB_Dat&_in (3) J RT_ctrl) in
let new RT_ctr2 •
((RogI4P IBm_in) => ELEMENT IB_Dat&_in (0)
(Regl3P IB_Addr_in /\
(VAL i IB_BS_in >= i)) m> ELEMENT IB_Data_In (1) I
(Regl2P IBm_in /\
(VAL 1 IB_BS_in >= 2)) => ELEMENT IB_Data in (2) I
(RegllP IB_Addrin /\
(VAL i IB Bs_in >= 3}) => ELEMENT IB Data In (3) I RT_ctr2) in
let new RT_ctr3 •
((ReglSP IB_Addr_in) => ELEMENT IB_Datain (0)
(ReG14P IB_Addr_in /\
(VAL i IB_BS in >= i)) => ELEMXNT IB_Data__n (I) I
(Regl3P IB_Addr_In /\
{VAL 1 IB_BS_in >= 2)) => ELEMENT IB_Data_In (2) i
(Regl2P IB__A-.dr_in /\
(VAL 1 IB BS_in >: 3)) :> ELEMENT IB_Data in (3) i RT_ctr3) in
(RTState new RT_icr new_RT_gcr new RT_ccr new_RT_sr new_RTctr0_in
new_RT_ctrl_in new_BT_ctr2_in new_RT_ctr3_in new_RT_ctr0
new_RTctrl new_RT_ctr2 new_RT_ctr3) _
);;
let RTRead_NSF = new_definltion
('RT_Re&d_NSF',
#! (s zrt state) (e _rt_env)
RT_Road_NSF • • =
lot now_RT icr • RT_IcrS • in
lot new_RT_gcr - RT_EcrS s in
let new_RT_ccr = RT_ccrS • in
lot new_RT_sr = RT_or8 • in
lot now_RT ctr0_in • RT ctr0_ins • in
lot new_RT_ctrl_in • RTctrl_inS • in
lot new_RT ctr2 in = RT_ctr2 ins • in
lot now_RT_ctz3 in = RT_ctr3 ins • in
lot now RT_ctr0 n RT ctr0S • In
lot now RT_ctrl n RT ctrlS • in
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};;
let new_RT_ctr2 = RT_ctr2S • in
let new RT ctr3 = RT_ctr3S s in
(RTStato new_RT_icr new_RT_gcr new_RT_ccr new_RT_sr new_RT_ctr0_in
new RT_ctrl_in new_RT_ctr2in new_RT_ctr3in new_RTctr0
new_RT_ctrl new_RTctr2 new_RT_ctr3)"
let RT_Idle_NSF = new_deflnition
('RT Idle NSF',
"! (8 :rt state) (e _rt_env)
RT_Idle NSF • • =
let now_RT_icr = RT icrS • in
let nmw_RT gcr = RT_gcrS s in
let new_RT_ccr = RT_ccrS • in
let new_RT_•r i RT_srS • in
let new_RT_ctr0 in - RT_ctr0_inS • in
let new_RT_ctrl in - RT_ctrl_inS • in
let new_RT_ctr2 in - RT_ctr2_inS • in
let new_RT ctr3 In = RT_ctr3_inS • in
let new_RT_ctr0 = RT_ctr0S • in
let new RT ctrl = RT_ctrlS • in
let new_RT ctr2 = RT ctr2S • in
let new RT ctr3 = RT_ctr3S • in
);;
(RTState new_RT_icr new_RT_gcr new_RT_ccr new_RT_mr new_RT_ctr0_in
new_RTctrl_in new_RT_ctr2_in new_RT_ctr3_in new RTctr0
new RT ctrl new_RT_ctr2 new_RT_ctr3)"
9&................................................................................
Output definition for R-Port instructions.
................................................................................
let RTWrite_oP • new_definition
('RT_Wrlte_OF',
a! (m ,rt_state) (e ,rt_env) .
RT_Wrlte_OF • • -
let IB_Opcode_out - IBSReady in
let IBData_out = (ARBN#num->wordn) in
(RTOut IB Opcodm out IB_Data_out)"
);;
let RT_Read_OF - new_definltion
('RT_Read_OP',
"! (• :rt_Jtate) (e :rt_anv)
RT_Read OF • • =
let IB_Opcode_o_It i IBSReady in
let b• g VAL 1 (IB Bs_ilIE e) in
let dO - (Reg0P (IB_Ad__inE e))
(ReglP (IB_Addx_inE e))







(RogI2P (IB Addr_inR e)
(Regl3P (IB_Addr_inB e)
(RogI4P (IB Addr_inR e)
(RoglSP (IB_Addr_inE e)
let dl - (b• > 0)
.> RT_icrS • J
=> RT icrS • i
u> RT_gcrS • I
n> RT_ccrS • J
.> RT_•rS • i
.> RT ctr0_inS • I
.> RT ctrl ins • I
_> RT_ctr2_inS • i
=> RT_ctr3_i_S • i
.> RT_ctr0S • i
s> RT_ctrlS • I
=> RT_ctr2S • l
.> RT ctr3S • J ARBN in
=> (ReglSP (IB_Addr_inE e)) 8> RT_icrS • I
(Ro_0P (IB_Addr_inE e)) => RT_icrS • I
(ReglP (IB__xldr_inE e}) -> RT_gcrS • i
(Rog2P (IB_Addr inE e)) => RT_ccrS • I
(Reg3P (IB_Addr !hE e)) => RT st• • I
(Reg7P (IB_Addr_inE e)) -> RT_ctr0_i_S • [
(Reg8P (IB_Addr_inE e)) => RT_ctrl ins • I
(ReG9P (IB Addr_inE e)) .> RT_ctr2_iD_ • J
241
(Rogl0P (IB__inE o)





lot d2 = (b8 > I)
=> (RogI4P (IB Addr_inE o)
(RoglSP (IB_Addr ink e}
(Rog0P (IB_Addr_inE o)
(RoglP (IB_AdkSr_inX o)
(Rog2P (IB Ad_r iD_ o)
(Ro_6P (IB__ ink e)











(Rog14P (IB _Idr inE
) -> RT_ctr3 ins s J
) => RT_ctr0S s J
) => RT ctrlS • J
) => RT_ctr2S • J
) => RT_ctr3S • J ARBN
=> RT_icrS • I
z> RT_icrS • J
=> RT_gcrS • J
=> RT_ccrS • J





o)) => RT_ctr0S •
o)) => RT_ctrlS •
e)) :> RT_ctr2S •









e) ) => RT_icrS • I
e) ) => RT_icrS • I
(RoglSP (IB___inE e)) => RT__gcrS •
(RogOP (IB_Addr_inE e) => RT_ccrS • J
(Ro_IP (IB_Addr_in_ e) => RT_mrS • J
(RogSP (IB_j_A_-_LT_iDE e} => RT_ctr0_Ins
(Rog6P (IB Addr_iDR e} => RT ctrl_inS
(RogTP (IBAddr_iDE e) => RT_ctr2_InS
(RogSP (IB_A4drinE o) 8> RT_ctr3_inS
(RoggP (IB___inl o) => RT_ctr0S •
(RogIOP (IB_Addr_inB o)) => RT_ctrlS •
(RoglIP (IB_Addr_inE e)) => RT_ctr2S •
(Rog12P (IB___iDE o)) => RT_ctr3S •
J ARBN in
let IB_Data_out =









dO) (1) dl) (2) d2) (3) d3 tn
(RTOut IB_Opcode_out iB_Data_out) #
);;
let RT_Idlo_OF = now_deflnition
('RT_Idlo_OF',
"1 (8 srt_•tato) (e srt_env) .
RT_Idlo_OF • • =
Lot IB_Opcodeout = IBS_Idlo in
lot IB_Dataout = (ARBN_num->wordn) in





let RT_Rxoc = now_definition
('RT_Exlc',
"! (rti :RTI) (• _tlmoT->rt_stato) (e ztimoT->rt_onv) (p ztimeT->rt_out)
(t ,timoT) .
RT_Bxec rti • • p t =
(IBAM_Opcode_inE (0 t) = IBAM_ProcP) /\
((rtl • RT Write) => (IB_Opcod• inB (e t) = PRM WritePIU) J
(rtl = RT_Road) => (IB_Opcode_inE (0 t) • PIM ReadPIU)
% (rtl = RT_Idlo) % J ((IB_Opoodo_i_E (o t) = PBM_WriCoLM) \/
(IB_Opcod• inE [e t) = PBM_RoadLM) \/
(IB_Opcodo_inB (e t) = PBM WriteCB) \/
(IB_O_code_inE (e t) z PBM_ROadCB}))"
);;
let RT_Pr•C = new_jprim_roc_definltlon
242
('RT_PreC',
"(RT_PreC (rtizRTI) • • p 0 - T) /\
(RT_Pr•C rtl • • p (SUC t) I
(RT Exec RT Write • • p t /\ RT PreC RT_Writ• • • p t) \/
(RT Exec RT Read • • p t /\ RT_PreC RT_Road • • p t) \/
(RT Exec RT_Idlo • • p t /\ RT_PreC RT_Idlo • • p t))"
lot RT_PogtC = now_definition
(,RT_PomtC ' ,
"! (rti zRTI) (• ztlmeT->rt_mt&to) (o ,timeT->rt_onv)
(p ztimeT->rt_out) (t :tim•T)
RT_PostC rti • • p t =
(rti = RT Write) I> ((j (t+l) = RT_Writo_NSP (• t) (e t))
(p t = RT_Writ•_OP (• t} (0 t))) I
(rti z RT_Road) => ((8 (t+l} I RT_Road_NSF (m t) (e t)) /\
(p t - RT_Ro&d_OF (m t) (e t)))
(rti = RT_Idle) _ I
};I
/\
((m (t+l) - RT_Idle_NST (m t) (e t)) /\
(p t = RT_Idlm_OF (m t) (e t)))"
lot RT_Correct = now_definition
('RT_Correct',
_2 (rti tRTI) (• ztimeT->rt_etat•)
(p ztimeT->rt_out) (t _timeT) .
RT_correct rti • • p t =
RT_Exec rti • • p t I\
RT_PreC rti • • p t
I.>
RT_PostC rti • • p t"
);;
(e _timeT->rt_env)
let RTSet_Correct I new definition
(,RTSet Correct',
"! (m ztimeT->rt_state) {• ztimeT->rt_•nv) (p _timeT->rt out) .
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